
intel

DESIGN HANDBO



This is the first edition of the PERIPHERAL DESIGN HANDBOOK. It contains data and applications information about the world's most complete line of microprocessor peripheral devices. Intel® is committed to providing the broadest line of high capability peripherals for the industry's leading microprocessor families, the MCS-48TM, MCS-80TM, and MCS-85TM.

The is the first action of the PERIPHERAL DESIGN HANDBOOK, it shall not one data and applications information about the world a most car plete line of microprocessor peripheral devices. Intel³ is dominated to providing the broadest time of high carability peripherals the inclusive a loading microprocessor families, the MCS-48TM.


Table of Contents

36	ection i	
Pe	ripheral Data Sheets	
80	141/8741	1-1
	Pin Description	1-4
	UPI Instruction Set	1-5
82	205 High Speed 1 Out of 8 Binary Decoder	1-8
-	Functional Description	
	Applications	. 1-10
82	212 Eight-Bit Input/Output Port	
	Functional Description	. 1-15
	Applications	
82	251A Programmable Communication Interface	. 1-24
-	Features and Enhancements	. 1-25
	Functional Description	. 1-26
	Applications	. 1-33
	Timing Diagrams	. 1-37
82	253, 8253-5 Programmable Interval Timer	. 1-40
	Functional Description	.1-41
	Operational Description	. 1-43
82	255A, 8255A-5 Programmable Peripheral Interface	. 1-51
	Functional Description	
	Operational Description	
	Applications	. 1-65
	Timing Diagrams	
82	257, 8257-5 Programmable DMA Controller	. 1-72
	Functional Description	
	Operational Summary	
	Timing Diagrams	
	Applications	
82	259, 8259-5 Programmable Interrupt Controller	. 1-89
	Functional Description	. 1-91
	Detailed Operation Description	. 1-93
	8259 Instruction Set	1-100
	Timing Diagrams	
82	71 Programmable Floppy Disk Controller	1-104
	Functional Description	1-106
	Principles of Operation	1-114
	Timing Diagrams	1-120
82	273 Programmable HDLC/SDLC Controller	1-131
	Functional Description	1.140
	Principles of Operation	1-140
0.0		
82	Programmable CRT Controller	1-150
	System Operation	1-160
	Timing Diagrams	1-177
	Thining Diagramo	

Table of Contents (CONT'D)

8278 Programmable Keyboard Interface1-18	80
Pin Description1-18	81
Command Summary. 1-18 Timing Diagrams. 1-18	83
Timing Diagrams1-18	89
8279, 8279-5 Programmable Keyboard Display Interface	90
Functional Description	91
8291 GPIB Talker/Listener1-20	01
8292 GPIB Controller1-20	03
8294 Data Encryption Unit	04
8295 Dot Matrix Printer Controller1-20	08
Section II	
Application Notes	
Printer Control with the UPI-41TM	2-2
Using the 8251 Universal Synchronous/Asynchronous Receiver/Transmitter2-3	32
8255A Porgrammable Peripheral Interface Applications2-6	63
Using the 8259 Programmable Interrupt Controller2-9	93
CRT Terminal Design Using the Intel 8275 and 82792-1	19
Appendix 1	
Article Reprints	
Slave Microcomputer Lightens Main Microprocessor Load	3-3
Microcomputer Interfacing: Characteristics of the	
8253 Programmable Interval Timer	3-7

SECTION 1 PERIPHERAL DATA SHEETS



SECTION 1
PERIPHERAL
DATA SHEETS





8041/8741 UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- Fully Compatibnle with MCS-80TM, MCS-85TM and MCS-48TM Microprocessor Families
- Single Level Interrupt
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- Single 5V Supply
- Alternative to Custom LSI


- Pin Compatible ROM and EPROM Versions
- 1K × 8 ROM/EPROM, 64 × 8 RAM, 18 Programmable I/O Pins
- Asynchronous Data Register for Interface to Master Processor
- Expandable I/O

The Intel® 8041/8741 is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-80™, MCS-85™, MCS-48™, and other 8-bit systems.

The UPI-41™ has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041 version or as UV-erasable EPROM in the 8741 version. The 8741 and the 8041 are fully pin compatible for easy transition from prototype to production level designs.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041), single-step mode for debug (in the 8741), single level interrupt, and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.



© Intel Corporation, 1978

February, 1978

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on Any Pin With
Respect to Ground0.5V to +7V
Power Dissipation 1.5 Watt

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = V_{DD} = +5V \pm 5\%$, $V_{SS} = 0V$

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

	Parameter		Limits			ngla Lavel interrupt mil	
Symbol		Min.	Тур.	Max.	Unit	Test Conditions	
VIL	Input Low Voltage(AII Except X ₁ , X ₂)	-0.5	8	0.8	V	nd Glook in a Single Pac	
VIH	Input High Voltage (All Except X ₁ , X ₂ RESET)	2.0		Vcc	V	agle 5v Supply	
V _{IH2}	Input High Voltage (X ₁ , RESET)	3.0		Vcc	V	163 BIOLS OF GUIDALES	
VoL	Output Low Voltage (D ₀ -D ₇ , Sync)	eriase s vich prog istant pr	ensite nu inputers	0.45	V	I _{OL} = 2.0 mA	
Vol2	Output Low Voltage (All Other Outputs Except Prog)	l-is terific	bne ,**	0.45	V	I _{OL} = 1.6 mA	
Vон	Output High Voltage (D ₀ -D ₇)	2.4	Jaana i	cole toy #4	V	$I_{OH} = -400 \mu A$	
Vон1	Output High Voltage (All Other Outputs)	2.4	archuloso arceat ou	t bas etto	V	$I_{OH} = -50 \mu\text{A}$	
lic.	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)	anvan 8 de for ga	usb Plu	±10	μΑ	Vss ≤ Vin ≤ Vcc	
loL	Output Leakage Current (D ₀ -D ₇ , High Z State)	ad 1918)	sing re	±10	μΑ	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$	
IDD	V _{DD} Supply Current	to the second	10	25	mA	ipils na so - Lengardy at It less	
Icc + IDD	Total Supply Current	e smoltar	65	135	mA	ning profes collect, display me	
V _{OL3}	Output Low Voltage (Prog)			0.45	V	I _{OL} = 1.0 mA	
I _{LI1}	Low Input Source Current P ₁₀ -P ₁₇ P ₂₀ -P ₂₇	жады		0.4	mA	V _{IL} = 0.8V	
I _{LI2}	Low Input Source Current RESET, SS			0.2	mA	V _{IL} = 0.8V	

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = V_{DD} = +5V \pm 5\%$, $V_{SS} = 0V$ **DBB Read:**

Combal	5	8	741	8041			HIM I DE
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
t _{AR}	CS, A ₀ Setup to RD ↓	60		0		ns	wilding tops in later
t _{RA}	CS, A ₀ Hold After RD ↑	30	Cupicitacy in	0	14	ns	and as the flat
t _{RR}	RD Pulse Width	300	2 × t _{CY}	250 .	- 800-	ns	t _{CY} = 2.5 μs
t _{AD}	CS, A ₀ to Data Out Delay		370		150	ns	net the Table Care
t _{RD}	RD ↓ to Data Out Delay		200		150	ns	
+	RD ↑ to Data Float Delay	10		10	THE PARTY	ns	william in the time
t _{DF}			140		100	ns	
t _{RV}	Recovery Time Between Reads And/Or Write	1		1_		μS	
t _{CY}	Cycle Time	2.5		2.5		μS	6 MHz Crystal

DBB Write:


		8041/8	741			4	0
	тае моггоилет	1190				Paran	AN DESCRIPTION
DBB Wr	ite: mosspipano pinos						The line has a small a
							S-SSHIP OF THE STATE OF THE STA
Combal	Paramanah bida (S.B.)	8	8741		8041		Total Condition
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
t _{AW}	CS, A ₀ Setup to WR ↓	60		0		ns	Leadle Hill E
twa	CS, A ₀ Hold After WR 1	30	ON Jeno	0	distante	ns	144 TO 1844 S
t _{ww}	WR Pulse Width	300	2 × t _{CY}	250		ns	t _{CY} = 2.5 μs
t _{DW}	Data Setup to WR 1 Setup 64A	250	nea bas	150	obnada.	ns	Contrat
t _{WD}	Data Hold After WR 1	30	princh de	0	n sisb i	ns	manual - Talenta

A.C. TEST CONDITIONS


D₇-D₀ Outputs $R_L = 2.2k$ to V_{SS} 4.3k to Vcc $C_1 = 100 pF$

WAVEFORMS

Read Operation — Data Bus Buffer Register



Write Operation — Data Bus Buffer Register



8041/8741

	SCRIPTION	UPI INSTRU			W oute
Signal	Description	Mnemonic	Description	Bytes	Cycles
D ₀ -D ₇	Three-state, bi-directional, DATA BUS BUFFER lines used to interface the UPI-41	ACCUMULATOR ADD A,Rr	Add register to A	1	1
	to an 8-bit master system data bus.	ADD A, @Rr	Add data memory to A	1	loonig
Seron d	NOVERSE CHINA CONTRACTOR OF THE PROPERTY OF TH	ADD A,#data	Add immediate to A	2	2
P ₁₀ -P ₁₇	8-bit, PORT 1, quasi-bi-directional I/O	ADDC A,Rr	Add immed. to A with carry	1	1
	lines.	ADDC A,@Rr	Add immed, to A with carry	30 1	1
P20-P27	8-bit, PORT 2, quasi-bi-directional I/O	ADDC A,#data	Add immed. to A with carry	2	2
	lines	ANL A,Rr	AND register to A	1	1
	The lawer 4 hite (D D) interfere directly	ANL A,@Rr	AND data memory to A	1	1
	The lower 4-bits (P ₂₀ -P ₂₃) interface directly	ANL A,#data	AND immediate to A	2	2
	to the 8243 I/O expander device and con-	ORL A,Rr	OR register to A	1	1
	tain address and data information during	ORL A,@Rr	OR data memory to A	1	. 1
	PORT 4-7 access.	ORL A,#data	OR immediate to A	2	2
WR	I/O write input which enables the master	XRL A,Rr	Exclusive OR register to A	1	1
	CPU to write data and command words to	XRL A,@Rr	Exclusive OR data memory to A		1 _a
	the UPI-41 DATA BUS BUFFER.	XRL A,#data	Exclusive OR immediate to A	2	2
		INC A	Increment A	1	1
RD	I/O read input which enables the master	DEC A	Decrement A	1	1
	CPU to read data and status words from the	CLR A	Clear A	1	1
	DATA BUS BUFFER or status register.	CPL A	Complement A	1	1
CS	Chip select input used to select one UPI-41	DA A	Decimal Adjust A	1	1
00	out of several connected to a common data	SWAP A	Swap digits of A	1	1
	bus.	RL A	Rotate A left		
	bus.	RLC A	Rotate A left through carry		1
A ₀	Address input used by the master proces-	RR A	Rotate A right through carry	MU	SVAN
	sor to indicate whether byte transfer is data or command.	RRC A	Rotate A right through carry	distora	O bras
T ₀ , T ₁	Input pins which can be directly tested	INPUT/OUTPUT	Ī		
10, 11					0
	using conditional branch instructions.	IN A,Pp	Input port to A	1	2
	T ₁ also functions as the event timer input	OUTL Pp,A	Output A to port	0	2
	(under software control).	ANL Pp,#data ORL Pp,#data	AND immediate to port OR immediate to port	2 2	2 2
	To is used during PROM programming and	IN A,DBB	Input DBB to A, clear IBF	1	1
	verification in the 8741.	OUT DBB,A	Output A to DBB, set OBF	1	1
	verification in the 6741.	MOVD A, Pp	Input Expander port to A	1	2
X_1, X_2	Inputs for a crystal, LC or an external tim-	MOVD Pp,A	Output A to Expander port	1	2
	ing signal to determine the internal oscil-	ANLD Pp,A	AND A to Expander port	1	2
	lator frequency.	ORLD Pp.A	OR A to Expander port	1	2
SYNC	Output signal which occurs once per UPI-				
	41 instruction cycle. SYNC can be used as a				
	strobe for external circuitry; it is also used	DATA MOVES			
	to synchronize single step operation.	MOV A,Rr	Move register to A	1	1
		MOV A,@Rr	Move data memory to A	1	1
EA	External access input which allows emula-	MOV A,#data	Move immediate to A	2	2
	tion, testing and PROM/ROM verification.	MOV Rr, A	Move A to register	1	1
PROG	Multifunction pin used as the program	MOV @Rr,A	Move A to data memory	1	1
	pulse input during PROM programming.	MOV Rr,#data	Move immediate to register	2	2
		MOV @Rr,#data	Move immediate to data memo	ry 2	2
	During I/O expander access the PROG pin	MOV A,PSW	Move PSW to A	1	1
	acts as an address/data strobe to the 8243.	MOV PSW,A	Move A to PSW	1 55 1	0.811
RESET	Input used to reset status flip-flops and to	XCH A,Rr	Exchange A and register	1	1
	set the program counter to zero.	XCH A,@Rr	Exchange A and data memory	1	1
		XCHD A,@Rr	Exchange digit of A and registe	r 1	1
	RESET is also used during PROM program-	MOVP A,@A	Move to A from current page	- 1	2
	ming and verification.	MOVP3, A,@A	Move to A from page 3	1	2
SS	Single step input used in the 8741 in				
	conjunction with the SYNC output to step	TIMED (COUNTE	D		
	the program through each instruction.	TIMER/COUNTE	n		
		MOV A,T	Read Timer/Counter	1	1
Vcc	+5V power supply pin.	MOV T,A	Load Timer/Counter	1	1
DD .	+5V during normal operation.Programming	STRT T	Start Timer	1	1
	supply pin during PROM programming. Low	STRT CNT	Start Counter	1	1
		STOP TCNT	Stop Timer/Counter	1	1
		EN TCNTI	Enable Timer/Counter Intervent	4	1
/ss	power standby pin in ROM version. Circuit ground potential.	DIS TONTI	Enable Timer/Counter Interrupt Disable Timer/Counter Interrupt	- 1	

nemonic	Description	Bytes	Cycles		
TROL	Bineria, co (belo je Bon)	1 48 =	agy A	CLR F1	Clear F1 Flag
	Enable IBF Interrupt Disable IBF Interrupt		1	CPL F1	Complement F1 Flag
SEL RB0	Select register bank 0	A 1971	10201	BRANCH	
SEL RB1 NOP	Select register bank 1 No Operation	$ V0 = \frac{1}{1}$	1	JMP addr JMPP @A	Jump unconditional Jump indirect
REGISTERS				DJNZ R, addr	Decrement register and skip
NC Rr NC @Rr DEC Rr SUBROUTINE	Increment register Increment data memory Decrement register	HANGE ETS WE = 11 The Hange	98301.3 8801.7	JC addr JNC addr JZ addr JNZ addr JTO addr	Jump on Carry = 1 Jump on Carry = 0 Jump on A Zero Jump on A not Zero Jump on T0 = 1
CALL addr RET RETR FLAGS	Jump to subroutine Return Return and restore status	2 1 1	2 2 2	JNTO addr JT1 addr JNT1 addr JF0 addr JF1 addr	Jump on T0 = 0 Jump on T1 = 1 Jump on T1 = 0 Jump on F0 Flag = 1 Jump on F1 Flag = 1
CLR C CPL C CLR F0	Clear Carry Complement Carry Clear Flag 0	1	1	JTF addr JNIBF addr JOBF addr	Jump on Timer Flag = 1, Clear Flag Jump on IBF Flag = 0 Jump on OBF Flag = 1
CPL FO	Complement Flag 0	1	i	JBb addr	Jump on Accumulator Bit

APPLICATIONS




Figure 1. Recommended 8741 Interface to an 8085 System




Figure 2. 8041-8243 Keyboard Scanner




Figure 3. 8041 Matrix Printer Interface

PROGRAMMING, VERIFYING, AND ERASING THE 8741 EPROM

Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock input (1 to 6 MHz)
RESET	Initialization and address latching
TEST 0	Selection of program or verify mode
EA	Activation of program/verify modes
BUS	Address and data input data output during verify
P20-1	Address input
V_{DD}	Programming power supply
PROG	Program pulse input

The program/verify sequence is:

- V_{DD} = 5V, clock applied or internal oscillator operating, RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating.
- 2. Insert 8741 in programming socket.
- 3. TEST 0 = 0V (select program mode).
- 4. EA = 25V (activate program mode).
- 5. Address applied to BUS and P20-1.
- 6. RESET = 5V (latch address).
- 7. Data applied to BUS.
- 8. $V_D = 25V$ (programming power).
- 9. PROG = 0V followed by one 50 ms pulse to 25V.
- 10. $V_{DD} = 5V$.
- 11. TEST 0 = 5V (verify mode).
- 12. Read and verify data on BUS.
- 13. TEST 0 = 0V.
- 14. RESET = 0V and repeat from step 5.
- Programmer should be at conditions of step 1 when 8741 is removed from socket.

Programming Options

The 8741 EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid.
- Universal PROM Programmer (UPP-101 or UPP-102) Peripheral of the Intellec® Development System with a UPP-848 Personality Card.




Figure 5. Programming/Verification Sequence

8741 Erasure Characteristics

The erasure characteristics of the 8741 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8748 in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741 is to be exposed to these types of lighting conditions for extended periods of

time, opaque labels are available from Intel which should be placed over the 8741 window to prevent unintentional erasure.

The recommended erasure procedure for the 8741 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 8741 should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

A.C. TIMING SPECIFICATION FOR PROGRAMMING

 $T_A = 25$ °C ± 5 °C, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tcy	a S o dT has		TOP INTERVENUE OF THE TAIL
twa	Address Hold Time After RESET 1	4tcy	s hobsoses	ed ner-gr	Soosii 2012 James
tow	Data in Setup Time to PROG 1	4tcy			4月0日
two	Data in Hold Time After PROG I	4tcy	D MIGHT D	DIS LINE	
tрн	RESET Hold Time to Verify	4tcy	nexi, ce as	a constru	mod redom milen.
tvddw	VDD	4tcy			
tvddh	V _{DD} Hold Time After PROG↓	0			
tpw	Program Pulse Width	50	60	MS	
trw	Test 0 Setup Time for Program Mode	4tCy	HOTT	aude au	O MARIE TO LE
twr	Test 0 Hold Time After Program Mode	4tcy			
tpo	Test 0 to Data Out Delay		4tcy		
tww	RESET Pulse Width to Latch Address	4tcy			
tr, tf	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
tcy	CPU Operation Cycle Time	5.0	7.78	μs	
tre	RESET Setup Time Before EA 1	4tcy	0.5	KENT HIS	

Note: If TEST 0 is high, t_{DO} can be triggered by RESET 1.

D.C. SPECIFICATION FOR PROGRAMMING

 $T_A = 25$ °C ± 5 °C, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VDOH	V _{DD} Program Voltage High Level	24.0	26.0	٧	
VDDL	V _{DD} Voltage Low Level	4.75	5.25	V	
VPH	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	V	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5.25	V	
IDD	V _{DD} High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		16.0	mA	
IEA	EA High Voltage Supply Current		1.0	mA	

8205 HIGH SPEED 1 OUT OF 8 BINARY DECODER


- I/O Port or Memory Selector
- Simple Expansion Enable Inputs
- High Speed Schottky Bipolar
 Technology 18 ns Max Delay
- Directly Compatible with TTL Logic Circuits

- Low Input Load Current 0.25 mA Max, 1/6 Standard TTL Input Load
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Outputs Sink 10 mA Min
- 16-Pin Dual In-Line Ceramic or Plastic Package

The Intel® 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its 8 outputs goes "low", thus a single row of a memory system is selected. The 3-chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

The 8205 is packaged in a standard 16-pin dual in-line package, and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffussion process.


PIN CONFIGURATION



PIN NAMES

A ₀ - A ₂	ADDRESS INPUTS
E 1 - E3	ENABLE INPUTS
00.07	DECODED OUTPUTS

LOGIC SYMBOL



ADDRESS		ADDRESS		ENABLE		OUTPUTS				OUTPUTS			OUTPUTS			
A ₀	A ₁	A ₂	E ₁	E ₂	E ₃	0	1	2	3	4	5	6	7			
L	L	L	L	L	Н	L	Н	Н	Н	н	н	н	F			
H	L	L	L	L	Н	H.	L	H	H	H	Н	Н	H			
L	H	L	L	L	H	Н	H	L	Н	H	Н	Н	H			
H	H	L	L	L	Н	H	H	H	L	н	H	H	H			
L	L	H	L	L	H	н	Н	H	Н	L	Н	н	Н			
H	L	Н	L	L	H	н	Н	Н	Н	н	L	н	H			
L	Н	H	L	L	H	н	H	H	H	H	H	L	Н			
H	H	H	L	L	Н	H	H	н	H	H	н	н	L			
X	X	X	L	L	L	н	H	H	H	H	Н	н	Н			
X	X	X	H	L	L	н	H	н	H	Н	H	Н	Н			
X	X	X	L	Н	L	н	Н	Н	н	н	H	H	Н			
X	X	X	Н	Н	L	Н	H	H	Н	H	H	H	Н			
X	X	X	H	L	Н	Н	Н	H	Н	Н	H	H	Н			
X	X	X	L	H	H	Н	H	H	H	H	H	H	H			
X	X	X	н	н	H	H	H	H	H	H	H	н	H			

FUNCTIONAL DESCRIPTION

Decoder

The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the $\overline{05}$ output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs $(\overline{E1},\overline{E2},E3)$ are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.




Figure 1. Enable Gate

AD	DRE	SS	E	NABL	E	137			TUC	PUTS			
A ₀	A ₁	A ₂	E ₁	E ₂	E ₃	0	1	2	3	4	5	6	7
L	L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	Н	Н	L	Н	Н	Н	Н	Н
H	H	L	L	L	Н	Н	H	H	L	H	Н	H	Н
L	L	Н	L	L	H	Н	Н	Н	H	L	H	Н	Н
Н	L	Н	L	L	H	Н	H	Н	H	H	L	Н	Н
L	H	Н	L	L	H	Н	H	Н	H	H	H	L	Н
H	H	Н	L	L	Н	Н	Н	Н	H	Н	H	H	L
X	X	X	L	L	L	Н	Н	H	H	Н	H	Н	H
X	X	X	Н	L	L	Н	Н	Н	H	H	Н	Н	Н
X	X	X	L	H	L	H	H	Н	Н	Н	Н	Н	H
X	X	X	Н	H	L	Н	Н	Н	H	Н	Н	Н	Н
X	X	X	Н	L	H	Н	H	Н	Н	H	H	Н	Н
X	X	X	L	H	H	Н	H	Н	Н	H	H	Н	Н
X	X	X	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н

APPLICATIONS OF THE 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (SO, S1, S2) of the 8008 CPU.

I/O Port Decoder

Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

Chip Select Decoder

Using a very similar circuit to the I/O port decoder, an ar-




Figure 2. I/O Port Decoder

ray of 8205s can be used to create a simple interface to a 24K memory system.

The memory devices used can be either ROM or RAM and are 1K in storage capacity, 8308s and 8102s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select $(\overline{\text{CS}})$. The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).




Figure 3. 32K Memory Interface

Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S0, S1, S2) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.

In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S0, S1, S2 outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The $\overline{T1}$

and $\overline{12}$ decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider $\overline{11}$ output, the boolean equation for it would be:

$$\overline{T1} = (\overline{S0} \cdot S1 \cdot \overline{S2}) \cdot (\overline{SYNC} \cdot Phase 2 \cdot \overline{Reset})$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.




Figure 4. 8205 State Decoder Circuit

-65°C to +125°C Temperature Under Bias: Ceramic -65°C to +75°C Plastic

-65°C to +160°C Storage Temperature -0.5 to +7 Volts All Output or Supply Voltages

All Input Voltages -1.0 to +5.5 Volts 125 mA

Output Currents

*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS


 $T_A = 0$ °C to +75°C, $V_{CC} = 5V \pm 5$ %


8205

O) (MADO)	prote of the party to track doe a visually	LIMIT		UNUT	TEST COMPLETIONS	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS	
I _F	INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25V, V_{F} = 0.45V$	
IR	INPUT LEAKAGE CURRENT		10	μА	V _{CC} = 5.25V, V _R = 5.25V	
V _C	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75V, I_{C} = -5.0 \text{ mA}$	
V _{OL}	OUTPUT "LOW" VOLTAGE		. 0.45	V	V _{CC} = 4.75V, I _{OL} = 10.0 mA	
V _{OH}	OUTPUT HIGH VOLTAGE	2.4		V	$V_{CC} = 4.75V, I_{OH} = -1.5 \text{ m/s}$	
VIL	INPUT "LOW" VOLTAGE		0.85	V	V _{CC} = 5.0V	
V _{IH}	INPUT "HIGH" VOLTAGE	2.0		V	V _{CC} = 5.0V	
Isc	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	V _{CC} = 5.0V, V _{OUT} = 0V	
Vox	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	$V_{CC} = 5.0V, I_{OX} = 40 \text{ mA}$	
l _{cc}	POWER SUPPLY CURRENT		70	mA	V _{CC} = 5.25V	

TYPICAL CHARACTERISTICS








SWITCHING CHARACTERISTICS


Conditions of Test:

Input pulse amplitudes: 2.5V

Input rise and fall times: 5 nsec between 1V and 2V

Measurements are made at 1.5V





A.C. CHARACTRISTICS


 $T_A = 0$ °C to +75°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER		MAX. LIMIT	UNIT	TEST CONDITIONS		
t ₊₊			18	ns	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
t_+	ADDRESS OR ENABLE	18	ns				
t ₊ _	OUTPUT DELAY		18	ns			
t			18	ns			
C _{IN} (1)	INPUT CAPACITANCE	P8205	4(typ.)	pF	f = 1 MHz, V _{CC} = 0V	121	
		C8205	5(typ.)	pF	VBIAS = 2.0V, TA = 25°C		


^{1.} This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS

ADDRESS OR ENABLE TO OUTPUT **DELAY VS. LOAD CAPACITANCE**



ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE





8212

8-BIT INPUT/OUTPUT PORT


- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current 0.25 mA Max
- 3-State Outputs
- Outputs Sink 15 mA

- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches, and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The Intel® 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

*Note: The specifications for the 3212 are identical with those for the 8212.



PIN NAMES

DI ₁ ·DI ₈	DATA IN
DO1-DO8	DATA OUT
DS1 DS2	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM SERVICE REQUEST FF DEVICE SELECTION - INT 23> (ACTIVE LOW) 11) STB OUTPUT BUFFER 00, 4 3>D1, DATALATCH 5 DI2-D02 6 7 D13 D03 8 DO4 10 9 014 16> DIS DO5 (15) 18 DI6 DO6 17 DO7 19 20> D17 22 D18 DO8 21

FUNCTIONAL DESCRIPTION

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overides Reset (CLR).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs DS1, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When $\overline{DS1}$ is low and $\overline{DS2}$ is high ($\overline{DS1} \cdot \overline{DS2}$) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{DS1} \cdot DS2$). When MD is low (input mode) the output buffer state is determined by the device selection logic ($\overline{DS1} \cdot DS2$) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Regeust Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{DS1} \cdot DS2$). The output of the "NOR" gate (\overline{INT}) is active low (interrupting state) for connection to active low input priority generating circuits.






Figure 1. Service Flip-Flop Function

.... LIGHTION OF THE OZIZ — FOR

MICROCOMPUTER SYSTEMS

- · Basic schematic symbols
- · Gated buffer
- · Bidirectional bus driver
- Interrupting input port

- Interrupt instruction port
- Output port
- · 8080A status latch
- · 8085A address latch

Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 2. Basic Schematic Symbols

Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic $\overline{\rm DS1}$ and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 3. Gated Buffer (3-State)

Bidirectional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.





Figure 4. Bidirectional Bus Driver

Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true enabling the system input data onto the data bus.



DATA

BUS

Figure 5. Interrupting Input Port

Vcc STR RESTART INSTRUCTION 8212 (RST 0 → RST 7) CLR (DSI) PORT SELECTION .

Figure 6. Interrupt Instruction Port

INTERRUPT ACKNOWLEDGE -

Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).

Output Port (With Handshaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. (DS1 • DS2)




Figure 7. Output Port (With Handshaking)

8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.

It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.




Figure 8. 8080 Status Latch

8085A Low-Order Address Latch

The 8085A microprocessor uses a multiplexed address/data bus that contains the low order 8-bits of address information during the first part of a machine cycle. The same bus contains data at a later time in the cycle. An address latch enable (ALE) signal is provided by the 8085A to be used by the 8212 to latch the address so that it may be available through the whole machine cycle. Note: In this configuration, the MODE input is tied high, keeping the 8212's output buffers turned on at all times.




Figure 9. 8085A Low-Order Address Latch

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias plastic0°C to	75°C
Storage temperature0°C to	75°C
All output or supply voltages 0.5V to	+7V
All input voltages 1.0V to	+ 5.5V
Output currents 1	00 m A

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C \quad V_{CC} = +5V \pm 5\%$


Symbol	Parameter		Limits		Unit	Test Conditions	
- y	raidiletei	Min. Typ. Max.		Oilit	rest Conditions		
l _F	Input Load Current ACK, DS ₂ , CR, DI ₁ -DI ₈ Inputs			25	mA	V _F = .45V	
l _F	Input Load Current MD Input			75	mA	$V_F = .45V$	
l _E	Input Load Current DS, Input			-1.0	mA	$V_F = .45V$	
I _R	Input Leakage Current ACK, DS, CR, DI,-DI ₈ Inputs			10	μΑ	V _R ≤ V _{CC}	
I _R	Input Leakage Current MO Input			30	μΑ	V _R ≤V _{CC}	
I _R	Input Leakage Current DS Input	W.		40	μΑ	V _R ≤ V _{CC}	
Vc	Input Forward Voltage Clamp	P. C. Control of the		-1	V	$I_C = -5 \text{ mA}$	
VIL	Input "Low" Voltage	a hant		.85	V		
V _{IH}	Input "High" Voltage	2.0			V		
Vol	Output "Low" Voltage	THE RESERVE		.45	V	$I_{OL} = 15 \text{ mA}$	
V _{OH}	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1 \text{ mA}$	
I _{sc}	Short Circuit Output Current	-15		-75	mA	$V_{\rm o} = 0 V, V_{\rm cc} = 5.0 V$	
10	Output Leakage Current High Impedance State	r Cad Ar		20	μΑ	V _○ = .45V/5.25V	
Icc	Power Supply Current		90	130	mA		

TYPICAL CHARACTERISTICS







OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE




OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE




DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE




DATA TO OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE



TIMING DIAGRAM



A.C. CHARACTERISTICS

 $T_A = 0$ °C to +75°C, $V_{CC} = +5V \pm 5\%$

Symbol	Parameter	a turna ik	Limits	EL-CONTROL	Unit	Test Conditions	
Symbol	Farameter	Min.	Тур. М	ax.	Oiiit	Test Conditions	
t _{pw}	Pulse Width	25		ereid.	ns		
t _{pd}	Data To Output Delay	o vina a se	3	80	ns	oliametua mollasin	
we	Write Enable To Output Delay	niQ.SC m	4	10	ns	a Asymeinrenous 5-8-8	
set	Data Setup Time	15	Baud	l san	ns	Clock Rate—1, 16 o	
h	Data Hold Time	20	(1) JAS	ties	ns	Hate, Smark Coulast	
r	Reset To Output Delay	ompo	4	10	ns	Detection; Automati	
s	Set To Output Delay		3	30	ns	AS.21 Igmented one	
e	Output Enable/Disable Time	elfing a	4	15	ns	or Ju - eigh build in	
c	Clear To Output Delay	Alexandra	- 5	55	ns	s Sulf Dupley, Double	

CAPACITANCE*

 $F = 1 \text{ MHz}, V_{BIAS} = 2.5V, V_{CC} = +5V, T_A = 25^{\circ}C$


Symbol	Test	LIMITS			
Cymbol	1001	Тур.	Max.		
CIN	DS ₁ MD Input Capacitance	9 pF	12 pF		
CIN	DS ₂ , CK, ACK, DI ₁ -DI ₈ Input Capacitance	5 pF	9 pF		
Cour	DO ₁ -DO ₈ Output Capacitance	8 pF	12 pF		

^{*}This parameter is sampled and not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test

Input Pulse Amplitude = 2.5 V Input Rise and Fall Times 5 ns Between 1V and 2V Measurements made at 1.5V with 15 mA & 30 pF Test Load Test Load



* INCLUDING JIG & PROBE CAPACITANCE




8251A PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters;
 Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling; 19.2K Baud.
- Baud Rate DC to 64K Baud
- Full Duplex, Double Buffered, Transmitter and Receiver

- Error Detection Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single + 5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon gate technology.



FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
 - When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
 - Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
 - As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
 - The 8251A Status can be read at any time but the status update will be inhibited during status read.
 - The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
 - Baud rate from DC to 64K.
 - Fully compatible with Intel's new industry standard, the MCS-85.

8251A BASIC FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 80/85 Microcomputer Systems. Like other I/O devices in a Microcomputer System, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support virtually any serial data technique currently in use including bi-sync.

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The command status and data in, and data out are separate 8-bit registers to provide double buffering.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 t_{CY} (clock must be running).

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

C/D (Control/Data)

This input, in conjunction with the \overline{WR} and \overline{RD} inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information. 1 = CONTROL/STATUS 0 = DATA

CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and \overline{RD} and \overline{WR} will have no effect on the chip.




Figure 1. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

C/D	RD	WR	CS	
0	0	1	0	8251A DATA → DATA BUS
0	1	0	0	DATA BUS → 8251A DATA
1	0	1	0	STATUS ⇒ DATA BUS
1	1	0	0	DATA BUS ⇒ CONTROL
X	1	1	0	DATA BUS ⇒ 3-STATE
X	X	X	1	DATA BUS ⇒ 3-STATE

Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

DSR (Data Set Ready)

The DSR input signal is a general purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test modem conditions such as Data Set Ready.

DTR (Data Terminal Ready)

The DTR output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for modem control such as Data Terminal Ready or Rate Select.

RTS (Request to Send)

The RTS output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one." If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of \overline{TxC} . The transmitter will begin transmission upon being enabled if $\overline{CTS} = 0$. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable/ \overline{CTS} off or TxEMPTY.

Transmitter Control

The transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disabled, or, for Polled operation, the CPU can check TxRDY using a Status Read operation. $\underline{\mathsf{Tx}}$ RDY is automatically reset by the leading edge of $\overline{\mathsf{WR}}$ when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is *not* masked by Tx Enabled, but will only indicate the Empty/Full Status of the Tx Data Input Register.

TxE (Transmitter Empty)

When the 8251A has no characters to transmit, the TxEMP-TY output will go "high". It resets automatically upon receiving a character from the CPU. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode. TxEMPTY is independent of the Tx Enable bit in the Command instruction.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers". TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 2. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the \overline{TxC} frequency. In Asynchronous transmission mode the baud rate is a fraction of the actual \overline{TxC} frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the \overline{TxC} .

For Example:

If Baud Rate equals 110 Baud.

TxC equals 110 Hz (1x)

TxC equals 1.76 kHz (16x)

TxC equals 7.04 kHz (64x).

The falling edge of $\overline{\mathsf{TxC}}$ shifts the serial data out of the 8251A.

unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxD pin, and is clocked in on the rising edge of RxC.

Receiver Control

This functional block manages all receiver-related activities which consist of the following features:

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition". Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

The Parity Toggle F/F and Parity Error F/F circuits are used for parity error detection and set the corresponding status bit.

The Framing Error Flag F/F is set if the Stop bit is absent at the end of the data byte (asynchronous mode), and also sets the corresponding status bit.

RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. Rx RDY can be connected to the interrupt structure of the CPU or, for Polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

Rx Enable off both masks and holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be Enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of \overline{RxC} . In Asynchronous Mode, the Baud Rate is a fraction of the actual \overline{RxC} fre-

For Example:

Baud Rate equals 300 Baud, if RxC equals 300 Hz (1x)

RxC equals 4800 Hz (16x)

RxC equals 19.2 kHz (64x).

Baud Rate equals 2400 Baud, if

RxC equals 2400 Hz (1x)

RxC equals 38.4 kHz (16x) RxC equals 153.6 kHz (64x).

Data is sampled into the 8251A on the rising edge of RxC.

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both $\overline{\text{TxC}}$ and $\overline{\text{RxC}}$ will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect)/BRKDET (Break Detect))

This pin is used in SYNChronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bisync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.




Figure 3. 8251A Block Diagram Showing Receiver Buffer and Control Functions

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next \overline{RxC} . Once in SYNC, the "high" input signal can be removed. the period of \overline{RxC} . When External SYNC Detect is programmed, the Internal SYNC Detect is disabled.

BREAK DETECT (Async Mode Only)

This output will go high whenever an all zero word of the programmed length (including start bit, data bit, parity bit, and *one* stop bit) is received. Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.




Figure 4. 8251A Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction

Mode Instruction


This format defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be inserted.

Command Instruction

This format defines a status word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.



The second SYNC character is skipped if MODE instruction has programmed the 8251A to single character internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the 8251A to ASYNC mode.

Figure 5. Typical Data Block

Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components sharing the same package, one Asynchronous the other Synchronous. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of $\overline{\text{TxC}}$ at a rate equal to 1, 1/16, or 1/64 that of the $\overline{\text{TxC}}$, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.




Figure 6. Mode Instruction Format, Asynchronous Mode





Figure 7. Asynchronous Mode

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the $\overline{\text{CTS}}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of $\overline{\text{TxC}}$. Data is shifted out at the same rate as the $\overline{\text{TxC}}$.

Once transmission has started, the data stream at the TxD output must continue at the \overline{TxC} rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.



Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled in on the rising edge of RxC. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one RxC cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one", thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that

the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 8. Mode Instruction Format




Figure 9. Data Format, Synchronous Mode

are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" (C/D = 1) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

FH IR RTS ER SRRK RxE DTR TYFN TRANSMIT ENABLE 1 = enable DATA TERMINAL READY "high" will force DTR output to zero RECEIVE ENABLE 1 = enable 0 = disable SEND BREAK CHARACTER 1 = forces TxD "low" 0 = normal operation ERROR RESET 1 = reset error flags PE, OE, FE REQUEST TO SEND "high" will force RTS output to zero INTERNAL RESET 'high" returns 8251A to Mode Instruction Format ENTER HUNT MODE* 1 = enable search for Sync Characters * (HAS NO FEEECT IN ASYNC MODE)

Note: Error Reset must be performed whenever RxEnable and Enter Hunt are programmed.


Figure 10. Command Instruction Format

8251A examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (The status update is inhibited during status read).

> A normal "read" command is issued by the CPU with C/D = 1 to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely Polled environment or in an interrupt driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.



TxRDY status bit has different meanings from the TxRDY output pin: The former is not conditioned by CTS and TxEN; the latter is conditioned by both CTS and TxEN.

i.e. TxRDY status bit = DB Buffer Empty TxRDY pin out = DB Buffer Empty - (CTS=0) - (TxEN=1)

Figure 11. Status Read Format

APPLICATIONS OF THE 8251A




Figure 12. Asynchronous Serial Interface to CRT Terminal, DC—9600 Baud




Figure 13. Synchronous Interface to Terminal or Peripheral Device




Figure 14. Asynchronous Interface to Telephone Lines




Figure 15. Synchronous Interface to Telephone Lines

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Parameter	Min.	Max.	Unit	Test Conditions
Input Low Voltage	-0.5	0.8	V	7168
Input High Voltage	2.0	V _{CC}	V	
Output Low Voltage		0.45	V	I _{OL} = 2.2 mA
Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$
Output Float Leakage	er ereger	±10	μΑ	V _{OUT} = V _{CC} TO 0.45V
Input Leakage		±10	μΑ	V _{IN} = V _{CC} TO 0.45V
Power Supply Current		100	mA	All Outputs = High
	Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Float Leakage Input Leakage	Input Low Voltage -0.5 Input High Voltage 2.0 Output Low Voltage Output High Voltage 2.4 Output Float Leakage Input Leakage	Input Low Voltage	Parameter Min. Max. Unit Input Low Voltage -0.5 0.8 V Input High Voltage 2.0 V _{CC} V Output Low Voltage 0.45 V Output High Voltage 2.4 V Output Float Leakage ±10 μA Input Leakage ±10 μA

CAPACITANCE

 $T_A = 25^{\circ}C$; $V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance	Aless	10	pF	fc = 1MHz
C _{I/O}	I/O Capacitance	-1110000	20	pF	Unmeasured pins returned to GND




Figure 16. Test Load Circuit

Figure 17. Typical Δ Output Delay vs. Δ Capacitance (pF)

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Bus Parameters (Note 1)

Read Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
tar	Address Stable Before READ (CS, C/D)	0	S or amil to	Umns	Note 2
t _{RA}	Address Hold Time for READ (CS, C/D)	0 116	Firms to Sam	ns	Note 2
t _{RR}	READ Pulse Width	250	r3 specifican	ns	al la
t _{RD}	Data Delay from READ		200	ns	3, C _L = 150 pF
t _{DF}	READ to Data Floating	10	100	ns	

Write Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t _{AW}	Address Stable Before WRITE	0	steff out	ns	
t _{WA}	Address Hold Time for WRITE	0	WENT OF	ns	
t _{WW}	WRITE Pulse Width	250	and both	ns	party year!
t _{DW}	Data Set Up Time for WRITE	150	ofe	ns	
twD	Data Hold Time for WRITE	0	ss H bind Res	ns	
t _{RV}	Recovery Time Between WRITES	6	B2107 92013	tcy	Note 4

NOTES: 1. AC timings measured $V_{OH} = 2.0$, $V_{OL} = 0.8$, and with load circuit of Figure 1. 2. Chip Select (\overline{CS}) and Command/Data (C/\overline{D}) are considered as Addresses.

3. Assumes that Address is valid before $\overline{R_D} \downarrow$.

4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY = 1. Recovery Time between Writes for Asynchronous Mode is 8 tCY and for Synchronous Mode is 16 tCY.

Input Waveforms for AC Tests



Other Timings:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
tcy	Clock Period	320	1.35	μs	Notes 5, 6
tφ	Clock High Pulse Width	120	tcy-90	ns	ocial dagles one
tφ	Clock Low Pulse Width	90		ns	
t _R , t _F	Clock Rise and Fall Time	5	20	ns	
t _{DTx}	TxD Delay from Falling Edge of TxC		1	μs	A STATE OF THE STA
t _{SRx}	Rx Data Set-Up Time to Sampling Pulse	2	DARR FIOR	μs	a-308A 1 1 1 1 1
t _{HRx}	Rx Data Hold Time to Sampling Pulse	2	ATR and s	μs	arthia i art
f _{Tx}	Transmitter Input Clock Frequency	THE PARTY		STATE AND	Edge III
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	0.438
t _{TPW}	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	1		tcy	
t _{TPD}	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		tcy	24/24
f _{Rx}	Receiver Input Clock Frequency		ABTER	LARLE	. Burdett
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	Lerurge Lami
t _{RPW}	Receiver Input Clock Pulse Width			to w untu	all the party of the second
	1x Baud Rate	12	ITISW not	tcy	Card Date See 1
	16x and 64x Baud Rate	1	THE REAL PROPERTY.	tcy	and I had
t _{RPD}	Receiver Input Clock Pulse Delay	22	1900 asses	of soil	wassin the seal
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		tcy	
t _{TxRDY}	TxRDY Pin Delay from Center of last Bit		8	tcy	Note 7
TxRDY CLEAR	TxRDY ↓ from Leading Edge of WR		150	ns	Note 7
t _{RxRDY}	RxRDY Pin Delay from Center of last Bit		24	tcY	Note 7
t _{Rx} RDY CLEAR	RxRDY ↓ from Leading Edge of RD		150	ns	Note 7
t _{IS}	Internal SYNDET Delay from Rising Edge of RxC		24	t _{CY}	Note 7
t _{ES}	External SYNDET Set-Up Time Before Falling Edge of RxC		16	t _{CY}	Note 7
TxEMPTY	TxEMPTY Delay from Center of Data Bit		20	tcy	Note 7
twc	Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)		8	t _{CY}	Note 7
tcR	Control to READ Set-Up Time (DSR, CTS)		20	tcy	Note 7


^{5.} The TxC and RxC frequencies have the following limitations with respect to CLK. For 1x Baud Rate , f_{Tx} or f_{Rx} \leq 1/(30 t_{CY}) For 16x and 64x Baud Rate , f_{Tx} or f_{Rx} \leq 1/(4.5 t_{CY})

^{6.} Reset Pulse Width = 6 t_{CY} minimum; System Clock must be running during Reset.


^{7.} Status update can have a maximum delay of 28 clock periods from the event affecting the status.

WAVEFORMS


System Clock Input




Transmitter Clock & Data




Receiver Clock & Data




Write Data Cycle (CPU → USART)




Read Data Cycle (CPU ← USART)



Write Control or Output Port Cycle (CPU → USART)




Read Control or Input Port (CPU ← USART)




NOTE #1: T_{WC} INCLUDES THE RESPONSE TIMING OF A CONTROL BYTE, NOTE #2: T_{CR} INCLUDES THE EFFECT OF CTS ON THE TXENBL CIRCUITRY.


Transmitter Control & Flag Timing (ASYNC Mode)




Receiver Control & Flag Timing (ASYNC Mode)



Transmitter Control & Flag Timing (SYNC Mode)



Receiver Control & Flag Timing (SYNC Mode)





8253/8253-5 PROGRAMMABLE INTERVAL TIMER

- MCS-85TM Compatible 8253-5
- **■** Count Binary or BCD
- 3 Independent 16-Bit Counters
- Single + 5V Supply

■ DC to 2 MHz

- Programmable Counter Modes
- 24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.


PIN CONFIGURATION



PIN NAMES

D7-D0	DATA BUS (8-BIT)
CLKN	COUNTER CLOCK INPUTS
GATE N	COUNTER GATE INPUTS
OUTN	COUNTER OUTPUTS
RD	READ COUNTER
WR	WRITE COMMAND OR DATA
CS	CHIP SELECT
A ₀ -A ₁	COUNTER SELECT
V _{CC}	+5 VOLTS
GND	GROUND

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel™ Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\text{CS}}$ input has no effect upon the actual operation of the counters.




Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

CS	RD	WR	A ₁	A ₀	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	X	X	X	X	Disable 3-State
0	1	1	X	X	No-Operation 3-State

Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel™ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The $\overline{\text{CS}}$ can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.




Figure 2. Block Diagram Showing Control Word Register and Counter Functions




Figure 3. 8253 System Interface

OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

ı	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
	SC1	SC0	RL1	RL0	M2	M1	MO	BCD	

Definition of Control

SC - Select Counter:

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

RL - Read/Load:

RL1 RL0

0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

M - MODE:

M	2	M1	Mo	in lette or s
0)	0	0	Mode 0
C)	0	1	Mode 1
X	(1	0	Mode 2
>	(1	1	Mode 3
1		0	0	Mode 4
1		0	1	Mode 5

BCD:

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

MODE Definition

MODE: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded.

Reloading a counter register during counting results in the following:

- (1) Load 1st byte stops the current counting.
- (2) Load 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. If the count is odd, the output will be high for (N+1)/2 counts and low for (N-1)/2 counts.

If the counter register is reloaded with a new value during counting, this new value will be reflected immediately after after the output transition of the current count.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.


MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.


Signal Status Modes	Low Or Going Low	Rising	High
0	Disables counting	or injects of its	Enables counting
in to head di de la ground di dive haracea	ss 10-nalls pl. hagyraps 1 is smallding	Initiates counting Resets output after next clock	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Disables counting Sets output immediately high	Initiates counting	Enables counting
ediyog pilmes se bannasiyo sessoos bo	Disables counting Sets output immediately high	Initiates counting	Enables counting
4	Disables counting	transacti tras	Enables counting
5	ed ag	Initiates counting	-

Figure 4. Gate Pin Operations Summary


OUTPUT (INTERRUPT) OUTPUT (INTERRUPT) WR m GATE OUTPUT (INTERRUPT) (m = 5) A + B = m








MODE 4



MODE 2



MODE 5




Figure 5. 8253 Timing Diagrams

8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it <u>must</u> be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2¹⁶ for Binary or 10⁴ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

m	MODE Control Word
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

			A1	A0
No. 1	unu	MODE Control Word Counter 0	1	1
No. 2	0	MODE Control Word Counter 1	1	1
No. 3		MODE Control Word Counter 2	1	1
No. 4	LSB	Count Register Byte Counter 1	0	1
No. 5	MSB	Count Register Byte Counter 1	0	1
No. 6	LSB	Count Register Byte Counter 2	1.5	0
No. 7	MSB	Count Register Byte Counter 2	1	0
No. 8	LSB	Count Register Byte Counter 0	0	0
No. 9	MSB	Count Register Byte Counter 0	0	0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 7. Alternate Programming Formats

Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB). second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

Read Operation Chart

	RD	A0	Α1
Read Counter No. 0	0	0	0
Read Counter No. 1	0	1	0
Read Counter No. 2	0	0	1
Illegal	0	1	1

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11


D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	X	X	X	X

SC1,SC0 - specify counter to be latched.

D5,D4 — 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed.



*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.

Figure 8. MCS-85TM Clock Interface*

ABSOLUTE MAXIMUM RATINGS*

	0°C to 70°C °C to +150°C
With Respect to Ground	
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to 70°C; V_{CC} = 5V ±5%)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	om Varas	
V _{IH}	Input High Voltage	2.2	V _{CC} +.5V	V paris	ter folgsstate a stable dount res
VoL	Output Low Voltage	314 7	0.45	V	Note 1
Voн	Output High Voltage	2.4	selected vi	elm V add	Note 2
In the last of the	Input Load Current	lga .	±10	μΑ	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage	175	±10	μΑ	V _{OUT} = V _{CC} to 0V
Icc	V _{CC} Supply Current	M2 - 1 - 1	140	mA	A HILL HERE

Note 1: 8253, I_{OL} = 1.6 mA; 8253-5, I_{OL} = 2.2 mA. Note 2: 8253, I_{OH} = -150 μ A; 8253-5, I_{OH} = -400 μ A.

CAPACITANCE TA = 25°C; VCC = GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance	b —	X	10	pF	fc = 1 MHz
C _{1/O}	I/O Capacitance	emil ema	adi.	20	pF	Unmeasured pins returned to VSS

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Bus Parameters (Note 1)

Read Cycle:


	200	82	253	82	53-5	ange.	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
t _{AR}	Address Stable Before READ	50		50		ns	
t _{RA}	Address Hold Time for READ	5		5		ns	
t _{RR}	READ Pulse Width	400	Value and and	300		ns	
t _{RD}	Data Delay From READ[2]		300	1000	200	ns	
t _{DF}	READ to Data Floating	25	125	25	100	ns	

Write Cycle:


		82	253	82		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE	50		50		ns
t _{WA}	Address Hold Time for WRITE	30		30		ns
t _{WW}	WRITE Pulse Width	400	4	300	CHE L	ns
t _{DW}	Data Set Up Time for WRITE	300	-	250		ns
t _{WD}	Data Hold Time for WRITE	40	7	30	N	ns
t _{RV}	Recovery Time Between WRITES	1		1		μs

Notes: 1. AC timings measured at V_{OH} = 2.2, V_{OL} = 0.8 2. Test Conditions: 8253, C_L = 100pF; 8253-5: C_L = 150pF.


Write Timing:



Read Timing:




Input Waveforms for A.C. Tests:



Clock and Gate Timing:

		82	253	8253-5		2 / (2)	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
tclk	Clock Period	380	dc	380	dc	ns Chang	
tpWH	High Pulse Width	230	0/25/14	230		ns	
tpWL	Low Pulse Width	150	AXIB	150		ns	
t _{GW}	Gate Width High	150		150		ns	
t _G L	Gate Width Low	100		100		ns	
t _{GS}	Gate Set Up Time to CLK↑	100	ICA AND	100		ns	
t _{GH}	Gate Hold Time After CLK↑	50		50		ns	
top	Output Delay From CLK↓[1]		400		400	ns	
topg	Output Delay From Gate ^[1]		300		300	ns	

Note 1: Test Conditions: 8253: C_L = 100pF; 8253-5: C_L = 150pF.






8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85TM Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics

- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.



8255A FUNCTIONAL DESCRIPTION

General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select. A "low" on this input pin enables the communiction between the 8255A and the CPU.

(RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

(A₀ and A₁)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus $(A_0$ and $A_1)$.

8255A BASIC OPERATION

A1	A ₀	RD	WR	CS	INPUT OPERATION (READ)	
0	0	0	1	0	PORT A → DATA BUS	
0	1	0	1	0	PORT B ⇒ DATA BUS	
1	0	0	1	0	PORT C ⇒ DATA BUS	
anto:	a mining presing	mod .		bus in	OUTPUT OPERATION (WRITE)	
0	0	1	0	0	DATA BUS ⇒ PORT A	
0	1	- 1	0	0	DATA BUS ⇒ PORT B	
1	0	1	0	0	DATA BUS ⇒ PORT C	
1	1	1	0	0	DATA BUS → CONTROL	
				Leuro err	DISABLE FUNCTION	
X	×	X	×	1	DATA BUS ⇒ 3-STATE	
1	1	0	1	0	ILLEGAL CONDITION	
X	X	1	1	0	DATA BUS ⇒ 3-STATE	




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

(RESET)

Reset. A "high on this input clears the control register and all ports (A, C, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4) Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.




Figure 2. 8225A Block Diagram Showing Group A and Group B Control Functions

PIN CONFIGURATION

PA3	1	5	40	PA4
PA2	165		39	PAS
PA1			38	PA6
PAO			37	PA7
-				- 10000
RD			36	WR
CS [6		35	RESE
GND [7		34	D ₀
A1	8	8255A	33	D,
A0 [9		32	D ₂
PC7	10		31	D ₃
PC6	11		30	04
PC5	12		29	Ds
PC4	13		28	De
PC0	14		27	D,
PC1	15		26	Vcc
PC2	16		25	PB7
PC3	17		24	PB6
РВО	18		23	PB5
PB1	19		22	P84
PB2	20		21	PB3

PIN NAMES

D7-D0	DATA BUS (BI-DIRECTIONAL)			
RESET	RESET INPUT			
CS	CHIP SELECT			
RD	READ INPUT			
WR	WRITE INPUT			
A0, A1	PORT ADDRESS			
PA7-PA0	PORT A (BIT)			
PB7-PB0	PORT B (BIT)			
PC7-PC0	PORT C (BIT)			
Vcc	+5 VOLTS			
GND	ØVOLTS			

8255A OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 — Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 3. Basic Mode Definitions and Bus Interface




Figure 4. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.




Figure 5. Bit Set/Reset Format

Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port. When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flipflop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.


INTE flip-flop definition:

(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable


Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.



MODE 0 (Basic Input)





MODE 0 (Basic Output)


MODE 0 Port Definition

Α		В		GROUP A			GROUP B	
D ₄	D ₃	D ₁	D ₀	PORT A	PORT C (UPPER)	#	PORT B	PORT C
0	0	0	0	OUTPUT	OUTPUT ,	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	21101	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	11	110	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	14101	1	INPUT	INPUT	15	INPUT	INPUT

MODE 0 Configurations







Operating Modes

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A
Controlled by bit set/reset of PC₄.
INTE B
Controlled by bit set/reset of PC₂.




Figure 6. MODE 1 Input




Figure 7. MODE 1 (Strobed Input)

Output Control Signal Definition

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

INTEA

Controlled by bit set/reset of PC6.

INTE B

Controlled by bit set/reset of PC2.




Figure 8. MODE 1 Output




Figure 9. Mode 1 (Strobed Output)

Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.




Figure 10. Combinations of MODE 1

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A)

Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Ful). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC₆.

Input Operations

STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC₄.




Figure 11. MODE Control Word

Figure 12. MODE 2




Figure 13. MODE 2 (Bidirectional)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible.

(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)




Figure 14. MODE 2 Combinations

Mode Definition Summary

	MODE 0		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA ₀	IN	OUT	IN	OUT	←→	
PA ₁	IN	OUT	IN	OUT	←→	
PA ₂	IN	OUT	IN	OUT	←→	
PA ₃	IN	OUT	IN	OUT	←→	
PA ₄	IN	OUT	IN	OUT	←→	
PA ₅	IN	OUT	IN	OUT	←→	
PA ₆	IN	OUT	IN	OUT	←→	
PA ₇	IN	OUT	IN	OUT	←→	
РВ0	IN	OUT	IN	OUT		post a Le ISCA
PB ₁	IN	OUT	IN	OUT		
PB ₂	IN	OUT	IN	OUT	a strange of the	Language Control
PB ₃	IN	OUT	IN	OUT		MODE 0
PB ₄	IN	OUT	IN	OUT		OR MODE 1
PB ₅	IN	OUT	IN	OUT		ONLY
PB ₆	IN	OUT	IN	OUT	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
PB ₇	IN	OUT	IN	OUT	1	
PC ₀	IN	OUT	INTRB	INTRB	1/0	
PC ₁	IN	OUT	IBFB	OBFB	1/0	
PC ₂	IN	OUT	STBB	ACKB	1/0	
PC ₃	IN	OUT	INTRA	INTRA	INTRA	
PC ₄	IN	OUT	STBA	1/0	STBA	
PC ₅	IN	OUT	IBFA	1/0	IBFA	
PC ₆	IN	OUT	1/0	ACKA	ACKA	
PC7	IN	OUT	1/0	OBFA	OBFA	

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs -

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs -

Bits in C upper (PC_7 - PC_4) must be individually accessed using the bit set/reset function.

Bits in C lower (PC_3 - PC_0) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Figure 15. MODE 1 Status Word Format




Figure 16. MODE 2 Status Word Format

APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 17 through 23 present a few examples of typical applications of the 8255A.




Figure 17. Printer Interface




Figure 18. Keyboard and Display Interface




Figure 19. Keyboard and Terminal Address Interface




Figure 20. Digital to Analog, Analog to Digital

Figure 22. Basic Floppy Disc Interface




Figure 21. Basic CRT Controller Interface

Figure 23. Machine Tool Controller Interface

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$ to $70^{\circ} C$, $V_{CC} = +5V \pm 5\%$; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	V _{CC}	V	
VOL (DB)	Output Low Voltage (Data Bus)		0.45	V	I _{OL} = 2.5mA
VOL(PER)	Output Low Voltage (Peripheral Port)	Triel	0.45	V	I _{OL} = 1.7mA
V _{OH} (DB)	Output High Voltage (Data Bus)	2.4		V	I _{OH} = -400μA
VOH (PER)	Output High Voltage (Peripheral Port)	2.4		V	I _{OH} = -200μA
I _{DAR} [1]	Darlington Drive Current	-1.0	-4.0	mA	R _{EXT} = 750Ω; V _{EXT} = 1.5V
Icc	Power Supply Current	07	120	mA	A STATE OF THE STA
l _{IL}	Input Load Current	38	±10	μΑ	V _{IN} = V _{CC} to 0V
IOFL	Output Float Leakage		±10	μΑ	Vout = Vcc to 0V

Note 1: Available on any 8 pins from Port B and C.

CAPACITANCE

 $T_A = 25^{\circ}C$; $V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{1/O}	I/O Capacitance		UQC.	20	pF	Unmeasured pins returned to GND



*VEXT is set at various voltages during testing to guarantee the specification.

Figure 24. Test Load Circuit (for dB)

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = +5V \pm 5\%$; GND = 0V

Bus Parameters

Read:

NOTE: The 8255A-5 specifications are not final. Some parametric limits are subject to change.

naniona arușou	carlon is not constant to actual no life	82	55A	825	5A-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AR}	Address Stable Before READ	0		0		ns
t _{RA}	Address Stable After READ	0		0		ns
t _{RR}	READ Pulse Width	300		300		ns
t _{RD}	Data Valid From READ ^[1]		250		200	ns
t _{DF}	Data Float After READ	10	150	10	100	ns
t _{RV}	Time Between READs and/or WRITEs	850	137	850		10ens

Write:

	v account v	0.45	825	55A	825	5A-5	
SYMBOL	PARAMETER	ake.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE		0	(Data Bud)	0		ns
t _{WA}	Address Stable After WRITE		20	Ministration (1)	20		ns
tww	WRITE Pulse Width	0.5-	400	Jac.	300		ns
t _{DW}	Data Valid to WRITE (T.E.)	051	100		100		ns
t _{WD}	Data Valid After WRITE	01-1	30		30		ns

Other Timings:

						Chicago Company
		82	55A	825	5A-5	1007
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{WB}	WR = 1 to Output ^[1]		350		350	ns
t _{IR}	Peripheral Data Before RD	0	LATER T	0		ns
t _{HR}	Peripheral Data After RD	0		0		ns
t _{AK}	ACK Pulse Width	300		300		ns
t _{ST}	STB Pulse Width	500		500		ns
tps	Per. Data Before T.E. of STB	0		0		ns
t _{PH}	Per. Data After T.E. of STB	180		180		ns
tAD	ACK = 0 to Output ^[1]		300		300	ns
t _{KD}	ACK = 1 to Output Float	20	250	20	250	ns
twoB	WR = 1 to OBF = 0[1]	80	650		650	ns
t _{AOB}	ÀCK = 0 to OBF = 1[1]	- my	350		350	ns
t _{SIB}	STB = 0 to IBF = 1 ^[1]		300		300	ns
t _{RIB}	RD = 1 to IBF = 0 ^[1]		300		300	ns
t _{RIT}	RD = 0 to INTR = 0 ^[1]	20 ex(210 210	400		400	ns
tsır	STB = 1 to INTR = 1 ^[1]		300		300	ns
tAIT	ACK = 1 to INTR = 1 ^[1]		350		350	ns
twiT	WR = 0 to INTR = 0 ^[1]		850		850	ns

Notes: 1. Test Conditions: 8255A: $C_L = 100pF$; 8255A-5: $C_L = 150pF$.

 Period of Reset pulse must be at least 50μs during or after power on. Subsequent Reset pulse can be 500 ns min.




Figure 25. Input Waveforms for A.C. Tests




Figure 26. MODE 0 (Basic Input)




Figure 27. MODE 0 (Basic Output)




Figure 28. MODE 1 (Strobed Inut)




Figure 29. MODE 1 (Strobed Output)




Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible. (INTR = IBF • \overline{MASK} • \overline{STB} • \overline{RD} + \overline{OBF} • \overline{MASK} • \overline{ACK} • \overline{WR})



Palatic Control of the Control of th 8257/8257-5 PROGRAMMABLE DMA CONTROLLER

- MCS-85TM Compatible 8257-5
- 4-Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal Count and Modulo 128 Outputs

- Auto Load Mode
- Single TTL Clock
- Single + 5V Supply
- Expandable
- 40-Pin Dual In-Line Package

The Intel® 8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus in accomplished via the CPU's hold function. The 8257 has priority logic that resolves the peripherals requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers and expansion to other 8257 devices for systems that require more than 4 channels of DMA controlled transfer. The 8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.

PIN CONFIGURATION

I/OR 40 hA-I/OW 2 39 A₆ MEM R 3 38 A₅ MEM W 37 A4 MARKE 36 TC READY 35 A₃ 34 DA2 HLDAT 7 ADDSTB 8 33 A1 AENT 9 32 A₀ HRQ 31 Vcc CS 30 D₀ 29 D CLK RESET 28 D, DACK 2 27 D₃ DACK 3 26 D₄ DRQ 3 25 DACK 0 16 24 DACK 1 DRQ 2 23 D₅ DRO 1 18 DRQ 0 22 D₆ GND 21 D7

PIN NAMES

ADDRESS ENABLE

ADDRESS STROBE

TERMINAL COUNT

MODULO 128 MARK

DMA ACKNOWLEDGE OUT


DMA REQUEST

CHIP SELECT +5 VOLTS

GROUND

D7-D0	DATA BUS	AEN
A7-A0	ADDRESS BUS	ADSTB
I/OR	I/O READ	TC
I/OW	I/O WRITE	MARK
MEMR	MEMORY READ	DRQ3-DR
MEMW	MEMORY WRITE	
CLK	CLOCK INPUT	DACK ₃ -DA
RESET	RESET INPUT	ĈŜ
READY	READY	
HRQ	HOLD REQUEST (TO 8080A)	Vcc GND
HLDA	HOLD ACKNOWLEDGE (FROM 8080A)	

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8257 is a programmable, Direct Memory Access (DMA) device which, when coupled with a single Intel® 8212 I/O port device, provides a complete four-channel DMA controller for use in Intel® microcomputer systems. After being initialized by software, the 8257 can transfer a block of data, containing up to 16,384 bytes, between memory and a peripheral device directly, without further intervention required of the CPU. Upon receiving a DMA transfer request from an enabled peripheral, the 8257:

- · Acquires control of the system bus.
- Acknowledges that requesting peripheral which is connected to the highest priority channel.
- Outputs the least significant eight bits of the memory address onto system address lines A₀-A₇, outputs the most significant eight bits of the memory address to the 8212 I/O port via the data bus (the 8212 places these address bits on lines A₈-A₁₅), and
- Generates the appropriate memory and I/O read/ write control signals that cause the peripheral to receive or deposit a data byte directly from or to the addressed location in memory.

The 8257 will retain control of the system bus and repeat the transfer sequence, as long as a peripheral maintains its DMA request. Thus, the 8257 can transfer a block of data to/from a high speed peripheral (e.g., a sector of data on a floppy disk) in a single "burst". When the specified number of data bytes have been transferred, the 8257 activates its Terminal Count (TC) cutput, informing the CPU that the operation is complete.

The 8257 offers three different modes of operation: (1) DMA read, which causes data to be transferred from memory to a peripheral; (2) DMA write, which causes data to be transferred from a peripheral to memory; and (3) DMA verify, which does not actually involve the transfer of data. When an 8257 channel is in the DMA verify mode, it will respond the same as described for transfer operations, except that no memory or I/O read/write control signals will be generated, thus preventing the transfer of data. The 8257, however, will gain control of the system bus and will acknowledge the peripheral's DMA request for each DMA cycle. The peripheral can use these acknowledge signals to enable an internal access of each byte of a data block in order to execute some verification procedure, such as the accumulation of a CRC (Cyclic Redundancy Code) checkword. For example, a block of DMA verify cycles might follow a block of DMA read cycles (memory to peripheral) to allow the peripheral to verify its newly acquired data.

Block Diagram Description

1. DMA Channels

The 8257 provides four separate DMA channels (labeled CH-0 to CH-3). Each channel includes two sixteen-bit registers: (1) a DMA address register, and (2) a terminal count register. Both registers must be initialized before a channel is enabled. The DMA address register is loaded with the address of the first memory location to be accessed. The value loaded into the low-order 14-bits of the terminal count register specifies the number of DMA cycles minus one before the Terminal Count (TC) output is activated. For instance, a terminal count of 0 would cause the TC output to be active in the first DMA cycle for that channel. In general, if N = the number of desired DMA cycles, load the value N-1 into the low-order 14-bits of the terminal count register. The most significant two bits of the terminal count register specify the type of DMA operation for that channel:




Figure 1. 8257 Block Diagram Showing DMA Channels

These two bits are not modified during a DMA cycle, but can be changed between DMA blocks.

Each channel accepts a DMA Request (DRQn) input and provides a DMA Acknowledge (DACKn) output:

(DRQ 0-DRQ 3)

DMA Request: These are individual asynchronous channel request inputs used by the peripherals to obtain a DMA cycle. If not in the rotating priority mode then DRQ 0 has the highest priority and DRQ 3 has the lowest. A request can be generated by raising the request line and holding it high until DMA acknowledge. For multiple DMA cycles (Burst Mode) the request line is held high until the DMA acknowledge of the last cycle arrives.

(DACK 0 - DACK 3)

DMA Acknowledge: An active low level on the acknowledge output informs the peripheral connected to that channel that it has been selected for a DMA cycle.

2. Data Bus Buffer

This three-state, bi-directional, eight bit buffer interfaces the 8257 to the system data bus:

$(D_0 - D_7)$

Data Bus Lines: These are bi-directional three-state lines. When the 8257 is being programmed by the CPU, eightbits of data for a DMA address register, a terminal count register or the Mode Set register are received on the data bus. When the CPU reads a DMA address register, a terminal count register or the Status register, the data is sont to the CPU over the data bus. During DMA cycles (when the 8257 is the bus master), the 8257 will output the most significant eight-bits of the memory address (from one of the DMA address registers) to the 8212 latch via the data bus. These address bits will be transferred at the beginning of the DMA cycle; the bus will then be released to handle the memory data transfer during the balance of the DMA cycle.

BIT 15	BIT 14	TYPE OF DMA OPERATION
0	0	Verify DMA Cycle
0	10400	Write DMA Cycle
11 8118	0	Read DMA Cycle
1510 1001	EISIG 100 8	(Illegal)




Figure 2. 8257 Block Diagram Showing Data Bus Buffer

3. Read/Write Logic

When the CPU is programming or reading one of the 8257's register (i.e., when the 8257 is a "slave" device on the system bus), the Read/Write Logic accepts the I/O Read ($\overline{I/OR}$) or I/O Write ($\overline{I/OW}$) signal, decodes the least significant four address bits, (Ao-A₃), and either writes the contents of the data bus into the addressed register (if $\overline{I/OW}$ is true) or places the contents of the addressed register onto the data bus (if $\overline{I/OR}$ is true).

During DMA cycles (i.e., when the 8257 is the bus "master"), the Read/Write Logic generates the I/O read and memory write (DMA write cycle) or I/O Write and memory read (DMA read cycle) signals which control the data link with the peripheral that has been granted the DMA cycle.

Note that during DMA transfers Non-DMA I/O devices should be de-selected (disabled) using "AEN" signal to inhibit I/O device decoding of the memory address as an erroneous device address.

(I/OR)

I/O Read: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the 8-bit status register or the upper/lower byte of a 16-bit DMA address register or terminal count register to be read. In the "master" mode, $\overline{\rm I/OR}$ is a control output which is used to access data from a peripheral during the DMA write cycle.

(I/OW)

I/O Write: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the contents of the data bus to be loaded into the 8-bit mode set register or the upper/lower byte of a 16-bit DMA address register or terminal count register. In the "master" mode, I/OW is a control output which allows data to be output to a peripheral during a DMA read cycle.

(CLK)

Clock Input: Generally from an Intel® 8224 Clock Generator device. (ϕ 2 TTL)

(RESET)

Reset: An asynchronous input (generally from an 8224 device) which clears all control lines and disables all DMA channels by clearing the mode register.

$(A_0 - A_3)$

Address Lines: These least significant four address lines are bi-directional. In the "slave" mode they are inputs which select one of the registers to be read or programmed. In the "master" mode, they are outputs which constitute the least significant four bits of the 16-bit memory address generated by the 8257.

(CS

Chip Select: An active-low input which enables the I/O Read or I/O Write input when the 8257 is being read or programmed in the "slave" mode. In the "master" mode, $\overline{\text{CS}}$ is automatically disabled to prevent the chip from selecting itself while performing the DMA function.




Figure 3. 8257 Block Diagram Showing Read/Write Logic Function

4. Control Logic

This block controls the sequence of operations during all DMA cycles by generating the appropriate control signals and the 16-bit address that specifies the memory location to be accessed.

$(A_4 - A_7)$

Address Lines: These four address lines are three-state outputs which constitute bits 4 through 7 of the 16-bit memory address generated by the 8257 during all DMA cycles.

(READY)

Ready: This asynchronous input is used to elongate the memory read and write cycles in the 8257 with wait states if the selected memory requires longer cycles.

(HRQ)

Hold Request: This output requests control of the system bus. In systems with only one 8257, HRQ will normally be applied to the HOLD input on the CPU.

(HLDA)

Hold Acknowledge: This input from the CPU indicates that the 8257 has acquired control of the system bus.

(MEMR)

Memory Read: This active-low three-state output is used to read data from the addressed memory location during DMA Read cycles.

(MEMW)

Memory Write: This active-low three-state output is used to write data into the addressed memory location during DMA Write cycles.

(ADSTB)

Address Strobe: This output strobes the most significant byte of the memory address into the 8212 device from the data bus.

(AEN)

Address Enable: This output is used to disable (float) the System Data Bus and the System Control Bus. It may also be used to disable (float) the System Address Bus by use of an enable on the Address Bus drivers in systems to inhibit non-DMA devices from responding during DMA cycles. It may be further used to isolate the 8257 data bus from the System Data Bus to facilitate the transfer of the 8 most significant DMA address bits over the 8257 data I/O pins without subjecting the System Data Bus to any timing constraints for the transfer. When the 8257 is used in an I/O device structure (as opposed to memory mapped), this AEN output should be used to disable the selection of an I/O device when the DMA address is on the address bus. The I/O device selection should be determined by the DMA acknowledge outputs for the 4 channels.

(TC)

Terminal Count: This output notifies the currently selected peripheral that the present DMA cycle should be the last cycle for this data block. If the TC STOP bit in the Mode Set register is set, the selected channel will be automatically disabled at the end of that DMA cycle. TC is activated when the 14-bit value in the selected channel's terminal count register equals zero. Recall that the low-order 14-bits of the terminal count register should be loaded with the values (n-1), where n = the desired number of the DMA cycles.

(MARK)

Modulo 128 Mark: This output notifies the selected peripheral that the current DMA cycle is the 128th cycle since the previous MARK output. MARK always occurs at 128 (and all multiples of 128) cycles from the end of the data block. Only if the total number of DMA cycles (n) is evenly divisable by 128 (and the terminal count register was loaded with n-1), will MARK occur at 128 (and each succeeding multiple of 128) cycles from the beginning of the data block.





Figure 4. 8257 Block Diagram Showing Control Logic and Mode Set Register

5. Mode Set Register

When set, the various bits in the Mode Set register enable each of the four DMA channels, and allow four different options for the 8257:




The Mode Set register is normally programmed by the CPU after the DMA address register(s) and terminal count register(s) are initialized. The Mode Set Register is cleared by the RESET input, thus disabling all options, inhibiting all channels, and preventing bus conflicts on power-up. A channel should not be left enabled unless its DMA address and terminal count registers contain valid values; otherwise, an inadvertent DMA request (DRQn) from a peripheral could initiate a DMA cycle that would destroy memory data.

The various options which can be enabled by bits in the Mode Set register are explained below:

Rotating Priority Bit 4

In the Rotating Priority Mode, the priority of the channels has a circular sequence. After each DMA cycle, the priority of each channel changes. The channel which had just been serviced will have the lowest priority.



If the ROTATING PRIORITY bit is not set (set to a zero), each DMA channel has a fixed priority. In the fixed priority mode, Channel 0 has the highest priority and Channel 3 has the lowest priority. If the ROTATING PRIORITY bit is set to a one, the priority of each channel changes after each DMA cycle (not each DMA request). Each channel moves up to the next highest priority assignment, while the channel which has just been serviced moves to the lowest priority assignment:

	CHANNEL—> JUST SERVICED	CH-0	CH-1	CH-2	CH-3
Priority ->	Highest	CH-1	CH-2	CH-3	CH-0
Assignments	A	CH-2	CH-3	CH-0	CH-1
	V	CH-3	CH-0	CH-1	CH-2
	Lowest	CH-0	CH-1	CH-2	CH-3

Note that rotating priority will prevent any one channel from monopolizing the DMA mode; consecutive DMA cycles will service different channels if more than one channel is enabled and requesting service. All DMA operations began with Channel 0 initially assigned to the highest priority for the first DMA cycle.

Extended Write Bit 5

If the EXTENDED WRITE bit is set, the duration of both the MEMW and I/OW signals is extended by activating them earlier in the DMA cycle. Data transfers within microcomputer systems proceed asynchronously to allow use of various types of memory and I/O devices with different access times. If a device cannot be accessed within a specific amount of time it returns a "not ready" indication to the 8257 that causes the 8257 to insert one or more wait states in its internal sequencing. Some devices are fast enough to be accessed without the use of wait states, but if they generate their READY response with the leading edge of the I/OW or MEMW signal (which generally occurs late in the transfer sequence), they would normally cause the 8257 to enter a wait state because it does not receive READY in time. For systems with these types of devices, the Extended Write option provides alternative timing for the I/O and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257, thus increasing system throughput.

TC Stop Bit 6

If the TC STOP bit is set, a channel is disabled (i.e., its enable bit is reset) after the Terminal Count (TC) output goes true, thus automatically preventing further DMA operation on that channel. The enable bit for that channel must be re-programmed to continue or begin another DMA operation. If the TC STOP bit is not set, the occurrence of the TC output has no effect on the channel enable bits. In this case, it is generally the responsibility of the peripheral to cease DMA requests in order to terminate a DMA operation.


Auto Load Bit 7

The Auto Load mode permits Channel 2 to be used for repeat block or block chaining operations, without immediate software intervention between blocks. Channel 2 registers are initialized as usual for the first data block; Channel 3 registers, however, are used to store the block re-initialization parameters (DMA starting address, terminal count and DMA transfer mode). After the first block of DMA cycles is executed by Channel 2 (i.e., after the TC output goes true), the parameters stored in the Channel 3 registers are transferred to Channel 2 during an "update" cycle. Note that the TC STOP feature, described above, has no effect on Channel 2 when the Auto Load bit is set.

Channel 2 are automatically duplicated in the Channel 3 registers when Channel 2 is programmed. This permits repeat block operations to be set up with the programming of a single channel. Repeat block operations can be used in applications such as CRT refreshing. Channels 2 and 3 can still be loaded with separate values if Channel 2 is loaded before loading Channel 3. Note that in the Auto Load mode, Channel 3 is still available to the user if the Channel 3 enable bit is set, but use of this channel will change the values to be auto loaded into Channel 2 at update time. All that is necessary to use the Auto Load feature for chaining operations is to reload Channel 3 registers at the conclusion of each update cycle with the new parameters for the next data block transfer.

Each time that the 8257 enters an update cycle, the update flag in the status register is set and parameters in Channel 3 are transferred to Channel 2, non-destructively for Channel 3. The actual re-initialization of Channel 2 occurs at the beginning of the next channel 2 DMA cycle after the TC cycle. This will be the first DMA cycle of the new data block for Channel 2. The update flag is cleared at the conclusion of this DMA cycle. For chaining operations, the update flag in the status register can be monitored by the CPU to determine when the re-initialization process has been completed so that the next block parameters can be safely loaded into Channel 3.

The eight-bit status register indicates which channels have reached a terminal count condition and includes the update flag described previously.



The TC status bits are set when the Terminal Count (TC) output is activated for that channel. These bits remain set until the status register is read or the 8257 is reset. The UPDATE FLAG, however, is not affected by a status register read operation. The UPDATE FLAG can be cleared by resetting the 8257, by changing to the non-auto load mode (i.e., by resetting the AUTO LOAD bit in the Mode Set register) or it can be left to clear itself at the completion of the update cycle. The purpose of the UPDATE FLAG is to prevent the CPU from inadvertently skipping a data block by overwriting a starting address or terminal count in the Channel 3 registers before those parameters are properly auto-loaded into Channel 2.




Figure 5. Autoload Timing

OPERATIONAL SUMMARY

Programming and Reading the 8257 Registers

There are four pairs of "channel registers": each pair consisting of a 16-bit DMA address register and a 16-bit terminal count register (one pair for each channel). The 8257 also includes two "general registers": one 8-bit Mode Set register and one 8-bit Status register. The registers are loaded or read when the CPU executes a write or read instruction that addresses the 8257 device and the appropriate register within the 8257. The 8228 generates the appropriate read or write control signal (generally I/OR or I/OW while the CPU places a 16-bit address on the system address bus, and either outputs the data to be written onto the system data bus or accepts the data being read from the data bus. All or some of the most significant 12 address bits A₄-A₁₅ (depending on the systems memory, I/O configuration) are usually decoded to produce the chip select (CS) input to the 8257. An I/O Write input (or Memory Write in memory mapped I/O configurations, described below) specifies that the addressed register is to be programmed, while an I/O Read input (or Memory Read) specifies that the addressed register is to be read. Address bit 3 specifies whether a "channel register" $(A_3 = 0)$ or the Mode Set (program only)/Status (read only) register (A3 = 1) is to be accessed.

The least significant three address bits, A_0 - A_2 , indicate the specific register to be accessed. When accessing the Mode Set or Status register, A_0 - A_2 are all zero. When accessing a channel register bit A_0 differentiates between the DMA address register (A_0 = 0) and the terminal count register (A_0 = 1), while bits A_1 and A_2 specify one of the

CONTROL INPUT	cs	Ī/OW	I/OR	Аз
Program Half of a Channel Register	0	0	T adds	0
Read Half of a Channel Register	0	I A 1 ₁ 2 .	0	0
Program Mode Set Register	0	0	niew bna	1
Read Status Register	0	e8 1MO	0	1

four channels. Because the "channel registers" are 16bits, two program instruction cycles are required to load or read an entire register. The 8257 contains a first/last (F/L) flip flop which toggles at the completion of each channel program or read operation. The F/L flip flop determines whether the upper or lower byte of the register is to be accessed. The F/L flip flop is reset by the RESET input and whenever the Mode Set register is loaded. To maintain proper synchronization when accessing the "channel registers" all channel command instruction operations should occur in pairs, with the lower byte of a register always being accessed first. Do not allow CS to clock while either I/OR or I/OW is active, as this will cause an erroneous F/L flip flop state. In systems utilizing an interrupt structure, interrupts should be disabled prior to any paired programming operations to prevent an interrupt from splitting them. The result of such a split would leave the F/L F/F in the wrong state. This problem is particularly obvious when other DMA channels are programmed by an interrupt structure.

8257 Register Selection

		AD	DRES	SINPL	JTS	305.00	NAME OF THE PARTY OF	*BI	DIRE	CTION	IAL DA	ATA BI	US	
REGISTER	BYTE	A ₃	A ₂	A 1	A ₀	F/L	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CH-0 DMA Address	LSB MSB	0	0	0	0	0	A7 A15	A ₆ A ₁₄	A ₅	A ₄ A ₁₂	A ₃ A ₁₁	A ₂ A ₁₀	A ₁	A ₀ A ₈
CH-0 Terminal Count	LSB MSB	0	0	0	1 1	0	C ₇	C ₆ Wr	C ₅ C ₁₃	C ₄ C ₁₂	C ₃	C ₂	C ₁ C ₉	C ₀
CH-1 DMA Address	LSB MSB	0	0	1	0	0	Same	as Cha	annel (danti utgu	givia givia	N ON	hent Notice
CH-1 Terminal Count	LSB MSB	0	0	1	1 1	0	is lone Spready	an s	NE E	100	ANSCI CONTA	District Contract Con		SH L
CH-2 DMA Address	LSB MSB	0	1	0	0	0	Same	as Cha	annel (2-00	Jiny C	A on	142
CH-2 Terminal Count	LSB MSB	0	1	0	1	0								
CH-3 DMA Address	LSB MSB	0	1	1	0	0	Same	as Cha	annel (
CH-3 Terminal Count	LSB MSB	0	1 1	1	1	0								
MODE SET (Program only)	_	1	0	0	0	0	AL	TCS	EW	RP	EN3	EN2	EN1	ENO
STATUS (Read only)		1	0	0	0	0	0	0	0	UP	тсз	TC2	TC1	TCO

^{*}A₀-A₁₅: DMA Starting Address, C₀-C₁₃: Terminal Count value (N-1), Rd and Wr: DMA Verify (00), Write (01) or Read (10) cycle selection, AL: Auto Load, TCS: TC STOP, EW: EXTENDED WRITE, RP: ROTATING PRIORITY, EN3-EN0: CHANNEL ENABLE MASK, UP: UPDATE FLAG, TC3-TC0: TERMINAL COUNT STATUS BITS.

DMA Operation

Internal 8257 operations may proceed through seven different states. The duration of a state is defined by the clock input. When the 8257 is not executing a DMA cycle, it is in the idle state, S_I. A DMA cycle begins when one or more DMA Request (DRQn) lines become active. The 8257 then enters state So, sends a Hold Request (HRQ) to the CPU and waits for as many So states as are necessary for the CPU to return a Hold Acknowledge (HLDA). For each So state, the DMA Request lines are again sampled and DMA priority is resolved (according to the fixed or rotating priority scheme). When HLDA is received, the DMA Acknowledge (DACKn) line for the highest priority requesting channel is activated, thus selecting that channel and its peripheral for the DMA cycle. The 8257 then proceeds to state S1. Note that the DMA Request (DRQn) input should remain high until either DACKn is received for a single DMA cycle service, or until both the DACKn and TC outputs are received when transferring an entire data block in a "burst" mode. If the 8257 should lose control of the system bus (i.e., if HLDA goes false), the DMA Acknowledge will be removed after the current DMA cycle is completed and no more DMA cycles will occur until the 8257 again acquires control of the system bus.

Each DMA cycle will consist of at least four internal states: S_1, S_2, S_3 , and S_4 . If the access time for the memory or I/O devices involved is not fast enough to return the required READY response and complete a byte transfer within the specified amount of time, one or more wait states (SW) are inserted between states S_3 and S_4 . Recall that in certain cases the Extended Write option can eliminate the need for a wait state. Note that a READY response is not required during DMA verify cycles. Specified minimum/maximum values for READY setup time (t_{RS}), write data setup time (t_{DW}), read data access time (t_{RD}) and HLDA setup time (t_{QS}) are listed under A.C. CHARACTERISTICS and are illustrated in the accompanying timing diagrams.

During DMA write cycles, the I/O Read ($\overline{I/OR}$) output is generated at the beginning of state S_2 and the Memory Write (\overline{MEMW}) output is generated at the beginning of S_3 . During DMA read cycles, the Memory Read (\overline{MEMR}) output is generated at the beginning of state S_2 and the I/O Write (I/OW) output goes true at the beginning of of state S_3 . Recall that no read or write control signals are generated during DMA verify cycles. Extended \overline{WR} for MEM and I/O will be generated in S_2 .




Figure 6. DMA Operation State Diagram

Memory Mapped I/O Configurations

The 8257 can be connected to the system bus as a memory device instead of as an I/O device for memory mapped I/O configurations by connecting the system memory control lines to the 8257's I/O control lines and the system I/O control lines to the 8257's memory control lines.

This configuration permits use of the 8080's considerably larger repertoire of memory instructions when reading or loading the 8257's registers. Note that with this connection, the programming of the Read (bit 15) and Write (bit 14) bits in the terminal count register will have a different meaning:




Figure 7. System Interface for Memory Mapped I/O

BIT 15 READ	BIT 14 WRITE	
0	0	DMA Verify Cycle
0	1	DMA Read Cycle
1	0	DMA Write Cycle
1	1	Illegal

Figure 8. TC Register for Memory Mapped I/O Only




Figure 9. Detailed System Interface Schematic

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature -65° C to $+150^{\circ}$ C
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$ to $70^{\circ} C$, $V_{CC} = +5V \pm 5\%$, GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	Volts	
VIH	Input High Voltage	2.0	V _{CC} +.5	Volts	
VoL	Output Low Voltage		0.45	Volts	I _{OL} = 1.6 mA
Voн	Output High Voltage	2.4	Vcc	Volts	I _{OH} =-150μA for AB, DB and AEN I _{OH} =-80μA for others
V _{HH}	HRQ Output High Voltage	3.3	Vcc	Volts	I _{OH} = -80μA
Icc	V _{CC} Current Drain	b l	120	mA	Take a source
IIL	Input Leakage	ids.	±10	μΑ	V _{IN} = V _{CC} to 0V
lofL	Output Leakage During Float		±10	μΑ	V _{OUT} = V _{CC} to 0V

CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{1/O}	I/O Capacitance	iga askinu elgottovadi	white growe	20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS: PRIPHERAL (SLAVE) MODE

 $T_A = 0$ °C to 70°C, $V_{CC} = 5.0 \text{V} \pm 5\%$; GND = 0V (Note 1).

8080 Bus Parameters

Read Cycle:

	cation is not nounced, and some in anyway connections for executions for executive provided that are	82	57	825	7-5	hausas	ON VILLE OF ROST VI
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Test Conditions
T _{AR}	Adr or $\overline{\text{CS}}$ ↓ Setup to $\overline{\text{RD}}$ ↓	0		0		ns	
T _{RA}	Adr or CS↑ Hold from RD↑	0		0	20,20,20	ns	A PROPERTY OF A
T _{RD}	Data Access from RD↓	0	300	0	200	ns	(Note 2)
T _{DF}	DB→Float Delay from RD↑	20	150	20	100	ns	
T _{RR}	RD Width	250		250	7471	ns	A SERVE

Write Cycle:

Δ.	n it is not the same of a second		8257	8257-5	- i suesi	
Symbol	Parameter		Min. Max.	Min. Max.	Unit	Test Conditions
T _{AW}	Adr Setup to WR↓		20	20	ns	
T _{WA}	Adr Hold from WR↑		0	0	ns	
T _{DW}	Data Setup to WR↑	3,3	200	200	ns	H- J- 1441V
T _{WD}	Data Hold from WR↑		0	O meno n	ns	W Day Bross
T _{WW}	WR Width		200	200	ns	

Other Timing:

			825	57	825	7-5		
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit	Test Conditions
T _{RSTW}	Reset Pulse Width		300		300		ns	
T _{RSTD}	Power Supply↑ (V _{CC}) Setup to Rese	t↓	500		500		μs	CAPACITANC
Tr	Signal Rise Time			20		20	ns	A TOP VIOLE A
Texon	Signal Fall Time	SYT	.34150	20		20	ns	LOSWYS
T _{RSTS}	Reset to First IOWR		2		2	poneti	tcy	of The Cont

Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V 2. 8257: CL = 100pF, 8257-5: CL = 150pF.


Output "1" at 2.0V, "0" at 0.8V

8257 PERIPHERAL MODE TIMING DIAGRAMS

Write Timing:

CHIP SELECT ADDRESS BUS DATA BUS I/O WR Reset Timing: ≺ T_{RSTW} ► T_{RSTS} TRSTD

Read Timing:



Input Waveform for A.C. Tests:




A.C. CHARACTERISTICS: DMA (MASTER) MODE $T_A = 0^{\circ}$ C to 70°C, $V_{CC} = +5$ V ±5%, GND = 0V


		8257		8257-	5 %	That of
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
TCY	Cycle Time (Period)	0.320	4	320	4	μs
Τθ	Clock Active (High)	120	.8T _{CY}	80	.8T _{CY}	ns
Tas	DRQ↑ Setup to θ↓(SI,S4)	120		120		
Тαн	DRQ↓ Hold from HLDA↑[4]	0	*- y ₀ T *-	0		
T _{DQ}	HRQ† or \downarrow Delay from θ †(SI,S4) (measured at 2.0V) ^[1]		160	28033	160	ns
T _{DQ1}	HRQ \uparrow or \downarrow Delay from $\theta \uparrow$ (SI,S4) (measured at 3.3V)[3]	нот	250	OF-H	250	ns
T _{HS}	HLDA↑ or $↓$ Setup to $θ ↓$ (SI,S4)	100		100		ns
TAEL	AEN↑ Delay from θ↓(S1)[1]		300		300	ns
T _{AET}	AEN↓ Delay from θ↑(SI) ^[1]		200	AEA .	200	ns
TAEA	Adr (AB) (Active) Delay from AEN [↑] (S1) ^[4]	20		20		ns
T _{FAAB}	Adr (AB) (Active) Delay from θ↑(S1)[2]		250	ADR D.7 (DOWER	250	ns
T _{AFAB}	Adr (AB) (Float) Delay from θ↑(SI) ^[2]	ACT OF BOAT	150		150	ns
T _{ASM}	Adr(AB)(Stable) Delay from θ↑(S1)[2]	1977777	250	STAUL CONTAC	250	ns
ТАН	Adr (AB) (Stable) Hold from θ↑(S1)[2]	T _{ASM} -50		T _{ASM} -50		
T _{AHR}	Adr(AB)(Valid) Hold from Rd↑(S1,SI)[4]	60	818.80	60		ns
T _{AHW}	Adr(AB)(Valid) Hold from Wr^(S1,SI)[4]	300		300		ns
T _{FADB}	Adr(DB)(Active) Delay from θ↑(S1)[2]	-	300		300	ns
TAFDB	Adr (DB) (Float) Delay from θ↑(S2)[2]	T _{STT} +20	250	T _{STT} +20	170	ns
T _{ASS}	Adr (DB) Setup to AdrStb \((S1-S2)[4]	100	<u> </u>	100		ns
TAHS	Adr(DB)(Valid) Hold from AdrStb\(S2)[4]	50	TT march	50		ns
T _{STL}	AdrStb↑ Delay from θ↑(S1)[1]	122000000	200		200	ns
T _{STT}	AdrStb↓ Delay from θ↑(S2)[1]		140		140	ns
T _{SW}	AdrStb Width (S1-S2) ^[4]	T _{CY} -100		T _{CY} -100	FILM	ns
TASC	Rd↓ or Wr(Ext)↓ Delay from AdrStb↓(S2)[4]	70	MAAA	70		ns
T _{DBC}	Rd↓ or Wr(Ext)↓ Delay from Adr(DB) (Float)(S2) ^[4]	20		20		ns
T _{AK}	DACK↑ or \downarrow Delay from $\theta \downarrow$ (S2,S1) and TC/Mark↑ Delay from $\theta \uparrow$ (S3) and TC/Mark \downarrow Delay from $\theta \uparrow$ (S4)[1,5]		250		250	ns
T _{DCL}	$\overline{\mathrm{Rd}}\downarrow$ or $\overline{\mathrm{Wr}}(\mathrm{Ext})\downarrow$ Delay from $\theta\uparrow(\mathrm{S2})$ and $\overline{\mathrm{Wr}}\downarrow$ Delay from $\theta\uparrow(\mathrm{S3})^{[2,6]}$		200		200	ns
Грст	$\overline{\text{Rd}}\uparrow$ Delay from $\theta\downarrow$ (S1,SI) and $\overline{\text{Wr}}\uparrow$ Delay from $\theta\uparrow$ (S4)[2,7]		200		200	ns
T _{FAC}	$\overline{\text{Rd}}$ or $\overline{\text{Wr}}$ (Active) from $\theta \uparrow (S1)^{[2]}$		300		300	ns
TAFC	\overline{Rd} or \overline{Wr} (Float) from $\theta \uparrow (SI)^{[2]}$		150		150	ns
RWM	Rd Width (S2-S1 or SI)[4]	$2T_{CY} + T_{\theta} - 50$		$2T_{CY} + T_{\theta} - 50$		ns
Гwwм	Wr Width (S3-S4)[4]	T _{CY} -50		T _{CY} -50		ns
Twwme	Wr (Ext) Width (S2-S4)[4]	2T _{CY} -50		2T _{CY} -50		ns
T _{RS}	READY Set Up Time to θ↑ (S3, Sw)	30		30		ns
T _{RH}	READY Hold Time from θ↑ (S3, Sw)	20	CISCOS P	20		ns

Notes: 1. Load = 1 TTL. 2. Load = 1 TTL + 50pF. 3. Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V. 4. Tracking Specification.

5. $\Delta T_{AK} < 50$ ns. 6. $\Delta T_{DCL} < 50$ ns. 7. $\Delta T_{DCT} < 50$ ns. .

DMA MODE WAVEFORMS





SYSTEM APPLICATION EXAMPLES




Figure 10. Floppy Disk Controller (4 Drives)




Figure 11. High-Speed Communication Controller




8259/8259-5 PROGRAMMABLE INTERRUPT CONTROLLER

- MCS-85TM Compatible 8259-5
- 8-Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes

- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28-Pin Dual In-Line Package

The Intel® 8259 handles up to 8 vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.



INTRODUCTION TO THE USE OF INTER-RUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the **Polled** approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desireable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.

This method is called **Interrupt**. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PIC does this by providing the CPU with a 3-byte CALL instruction.




Figure 1. Polled Method




Figure 2. Interrupt Method

FUNCTIONAL DESCRIPTION

General

The 8259 is a device specifically designed for use in real time, interrupt driven, microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority modes can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

Interrupt Request Register (IRR) and rice In-Service Register (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

Priority Resolver

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

INT (Interrupt)

This output goes directly to the CPU interrupt input. The V_{OH} level on this line is designed to be fully compatible with the 8080 input level.

INTA (Interrupt Acknowledge)

Three INTA pulses will cause the 8259 to release a 3-byte CALL instruction onto the Data Bus.

Interrupt Mask Register (IMR)

The IMR stores the bits of the interrupt lines to be masked. The IMR operates on the ISR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.




Figure 5. 8259 Block Diagram Showing Basic Interrupt
Functions




Figure 6. 8259 Interface to Standard System Bus

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the \$259 to the system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

Read/Write Control Logic

The function of this block is to accept OUTput commands from the CPU. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259 to be transferred onto the Data Bus.

CS (Chip Select)

A "low" on this input enables the 8259. No reading or writing of the chip will occur unless the device is selected.

WR (Write)

A "low" on this input enables the CPU to write control words (ICWs and OCWs) to the 8259.

RD (Read)

A "low" on this input enables the 8259 to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR) or the BCD of the Interrupt level on to the Data Bus.

Ac

This input signal is used in conjunction with WR and RD signals to write commands into the various command registers as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.




Figure 3. 8259 Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

A	0	D ₄	D ₃	RD	WR	cs	INPUT OPERATION (READ)
S His	0	H	STATE IN	0	1	0	IRR, ISR or Interrupting Level ⇒ DATA BUS (Note 1)
	1		Mark.	0	1	0	IMR ⇒ DATA BUS
0 11	tini K		Joseph C	HIC THE	2.43	100	OUTPUT OPERATION (WRITE)
	0	0	0	1	0	0	DATA BUS ⇒ OCW2
	0	0	1	1	0	0	DATA BUS ⇒ OCW3
1	0	1	X	1	0	0	DATA BUS ⇒ ICW1
diam'r	1	X	X	1	0	0	DATA BUS ⇒ OCW1, ICW2, ICW3 (Note 2)
ėE:	Me	Synt	bacten	33	nosi	ya fizil Bi	DISABLE FUNCTION
1	X	X	X	1	1	0	DATA BUS ⇒ 3-STATE
1	X	X	X	X	X	1	DATA BUS ⇒ 3-STATE
_							

Note 1: Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation.

Note 2: On-chip sequencer logic queues these commands into proper sequence,

Figure 4. 8259 Basic Operation

SP (Slave Program)

More than one 8259 can be used in the system to expand the priority interrupt scheme up to 64 levels. In such case, one 8259 acts as the master, and the others act as slaves. A "high" on the \overline{SP} pin designates the 8259 as the master, a "low" designates it as a slave.

The Cascade/Buffer/Comparator

This function block stores and compares the IDs of all 8259 used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259 is used as a master (\overline{SP} = 1), and are inputs when the 8259 is used as a slave (\overline{SP} = 0). As a master, the 8259 sends the ID of the interrupting slave device onto the CAS0-2 lines. The slave thus selected will send its preprogrammed subroutine addressed onto the Data Bus during next two consecutive \overline{INTA} pulses. (See section "Cascading the 8259".)




Figure 7. 8259 Block Diagram Showing Cascading Function

OPERATIONAL DESCRIPTION

General

The powerful features of the 8259 in a microcomputer system are its programmability and its utilization of the CALL instruction to jump into any address in the memory map. The normal sequence of events that the 8259 interacts with the CPU is as follows:

- One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high, setting the corresponding IRR bit(s).
- The 8259 accepts these requests, resolves the priorities, and sends an INT to the CPU.

- The CPU acknowledges the INT and responds with an INTA pulse.
- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset. The 8259 will also release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
- 5. This CALL instruction will initiate two more INTA pulses to be sent to the 8259 from the CPU group.
- 6. These two INTA pulses allow the 8259 to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first INTA pulse and the higher 8-bit address is released at the second INTA pulse.
- 7. This completes the 3-byte CALL instruction released by the 8259. ISR bit is not reset until the end of the subroutine when an EOI (End of interrupt) command is issued to the 8259.

Programming The 8259

The 8259 accepts two types of command words generated by the CPU:

- 1. Initialization Command Words (ICWs):
- Before normal operation can begin, each 8259 in the system must be brought to a starting point by a sequence of 2 or 3 bytes timed by WR pulses. This sequence is described in Figure 1.
- 2. Operation Command Words (OCWs):

These are the command words which command the 8259 to operate in various interrupt modes. These modes are:

- a. Fully nested mode
- b. Rotating priority mode
- c. Special mask mode
- d. Polled mode

The OCWs can be written into the 8259 at anytime after initialization.





Figure 8. Initialization Sequence

Whenever a command is issued with A0 = 0 and D4 = 1, this is interpreted as Initialization Command Word 1 (ICW1), and initiates the initialization sequence. During this sequence, the following occur automatically:

- a. The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low to high transition to generate an interrupt.
- b. The interrupt Mask Register is cleared.
- c. IR 7 input is assigned priority 7.
 - d. Special Mask Mode Flip-flop and status Read Flip-flop are reset.

The 8 requesting devices have 8 addresses equally spaced in memory. The addresses can be programmed at intervals of 4 or 8 bytes; the 8 routines thus occupying a page of 32 or 64 bytes respectively in memory.

The address format is:



1, this ICW1. Thus, the interrupt service routines can be located anywhere in the memory space. The 8 byte interval will maintain compatibility with current 8080 RESTART instruction software, while the 4 byte interval is best for compact jump table.

The address format inserted by the 8259 is described in Table 1.

The bits F and S are defined by ICW1 as follows:

- F: Call address interval. F = 1, then interval = 4; F = 0, then interval = 8.
- S: Single. S = 1 means that this is the only 8259 in the system. It avoids the necesity of programming ICW3.

				- 11	NTER	VAL =	- 4					11	ITER	VAL =	8		
					o ^Q L	OWEF	RMEN	/IORY	ROUT	INE AD	DRES	SS					
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
IR	7	A7	A6	A5	1	1	1	0	0	A7	A6	1	1	1	0	0	0
IR	6	A7	A6	A5	1	1	0	0	0	A7	A6	1	1	0	0	0	0
IR	5	A7	A6	A5	1	0	1	0	0	A7	A6	1	0	1	0	0	0
IR	4	A7	A6	A5	1	0	0	0	0	A7	A6	1	0	0	0	0	0
IR	3	A7	A6	A5	0	1	1	0	0	A7	A6	0	1	1	0 10	0	0
IR	2	A7	A6	A5	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR	1	A7	A6	A5	0	0	1	0	0	A7	A6	0	0	1	0	0	0
IR	0	A7	A6	A5	0	0	0	0	0	A7	A6	0	0	0	0	0	0

Table 1. 8259 Address Format

Example of Interrupt Acknowledge Sequence

Assume the 8259 is programmed with F = 1 (CALL address interval = 4), and IR5 is the interrupting level. The 3 byte sequence released by the 8259 timed by the $\overline{\text{INTA}}$ pulses is as follows:


	D7	D6	D5	D4	D3	D2	D1	D0	
1st INTA	1	1	0	0	1	1	0	1	CALL
2nd INTA	A7	A6	A5	1	0	1,000	0	0	LOWER ROUTINE ADDRESS
3rd INTA	A15	A14	A13	A12	A11	A10	A9	A8	HIGHER ROUTINE ADDRESS

Initialization Command Word 3 (ICW3)

This will load the 8-bit slave register. The functions of this register are as follows:

- a. If the 8259 is the master, a "1" is set for each slave in the system. The master then will release byte 1 of the CALL sequence and will enable the corresponding slave to release bytes 2 and 3, through the cascade lines
- b. If the 8259 is a slave, bits 2 0 identify the slave. The slave compares its CAS0-2 inputs (sent by the master) with these bits. If they are equal, bytes 2 and 3 of the CALL sequence are released.

If bit S is set in ICW1, there is no need to program ICW3.



NOTE 1: SLAVE ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT

Figure 9. Initialization Command Word Format

Operation Command Words (OCWs)

After the Initialization Command Words (ICWs) are programmed into the 8259, the chip is ready to accept interrupt requests at its input lines. However, during the 8259 operation, a selection of algorithms can command the 8259 to operate in various modes through the Operation Command Words (OCWs). These various modes and their associated OCWs are described below.

Interrupt Masks

Each Interrupt Request input can be masked individually by the Interrupt Masked Register (IMR) programmed through OCW1.

The IMR operates on the In-Service Register. Note that if an interrupt is already acknowledged by the 8259 (an INTA pulse has occurred), then the Interrupting level, although masked, will inhibit the lower priorities. To enable these lower priority interrupts, one can do one of two things: (1) Write an End of Interrupt (EOI) command (OCW2) to reset the ISR bit or (2) Set the special mask mode using OCW3 (as will be explained later in the special mask mode.)

Fully Nested Mode


The 8259 will operate in the fully nested mode after the execution of the initialization sequence without any OCW being written. In this mode, the interrupt requests are ordered in priorities from 0 through 7. When an interrupt is acknowledged, the highest priority request is determined and its address vector placed on the bus. In addition, a bit of the Interrupt service register (IS 7-0) is set. This bit remains set until the CPU issues an End of Interrupt (EOI) command immediately before returning from the service routine. While the IS bit is set, all further interrupts of lower priority are inhibited, while higher levels will be able to generate an interrupt (which will only be acknowledged if the CPU has enabled its own interrupt input through software).

After the Initialization sequence, IRO has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained in the rotating priority mode.

Rotating Priority Commands

There are two variations of rotating priority: auto rotate and specific rotate.

Auto Rotate — Executing the Rotate-at-EOI (Auto) command, resets the highest priority ISR bit and assigns that input the lowest priority. Thus, a device requesting an interrupt will have to wait, in the worst case, until 7 other devices are serviced at most once each, i.e., if the priority and "in-service" status is:



AFTER ROTATE	IS7	IS6	IS5	IS4	IS3	IS2	IS1	ISO
"IS" STATUS	0	1	0	0	0	0	0	0
	LOV	VEST PI	RIORIT	Υ		HIGHE	ST PRIC	DRITY
80	0	C.	12		83,	9	0.00	

In this example, the In-Service FF corresponding to line 4 (the highest priority FF set) was reset and line 4 became the lowest priority, while all the other priorities rotated correspondingly.

The Rotate command is issued in OCW2, where: R = 1, EOI = 1, SEOI = 0.

 Specific Rotate — The programmer can change priorities by programming the bottom priority, and by doing this, to fix the highest priority: i.e., if IR5 is programmed as the bottom priority device, the IR6 will have the highest one. This command can be used with or without resetting the selected ISR bit.

The Rotate command is issued in OCW2 where: R=1, SEOI = 1. L2, L1, L0 are the BCD priority level codes of the bottom priority device. If EOI = 1 also, the ISR bit selected by L2-L0 is reset.

Observe that this mode is independent of the End of Interrupt Command and priority changes can be executed during EOI command or independently from the EOI command.

End of Interrupt (EOI) and Specific End of Interrupt (SEOI)

An End of Interrupt command word must be issued to the 8259 before returning from a service routine, to reset the appropriate IS bit.

There are two forms of EOI command: Specific and non-Specific. When the 8259 is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a non-Specific EOI command is issued the 8259 will automatically reset the highest IS bit of those that are set, since in the nested mode, the highest IS level was necessarily the last level acknowledged and will necessarily be the next routine level returned from.

However, when a mode is used which may disturb the fully nested structure, such as in the rotating priority case, the 8259 may no longer be able to determine the last level acknowledged. In this case, a specific EOI (SEOI) must be issued which includes the IS level to be reset as part of the command. The End of the Interrupt is issued whenever EOI = "1" in OCW2. For specific EOI, SEOI = "1", and EOI = 1. L2, L1, L0 is then the BCD level to be reset. As explained in the Rotate Mode earlier, this can also be the bottom priority code. Note that although the Rotate command can be issued during an EOI = 1, it is not necessarily tied to it.




Figure 10. Operation Command Word Format

Special Mask Mode (SMM)

This mode is useful when some bit(s) are set (masked) by the Interrupt Mask Register (IMR) through OCW1. If, for some reason, we are currently in an interrupt service routine which is masked (this could happen when the subroutine intentionally mask itself off), it is still possible to enable the lower priority lines by setting the Special Mask mode. In this mode the lower priority lines are enabled until the SMM is reset. The higher priorities are not affected.

The special mask mode FF is set by OCW3 where ESMM = 1, SMM = 1, and reset where: ESSM = 1 and SMM = 0.

Polled Mode

In this mode, the CPU must disable its interrupt input. Service to device is achieved by programmer initiative by a Poll command.

The poll command is issued by setting P = "1" in OCW3 during a \overline{WR} pulse.

The 8259 treats the next $\overline{\text{RD}}$ pulse as an interrupt acknowledge, sets the appropriate IS Flip-flop, if there is a request, and reads the priority level.

For polling operation, an OCW3 must be written before every read.

The word enabled onto the data bus during RD is:

D7	D6	D5	D4	D3	D2	D1	D0
I	_	u 1 a	_ 51	-	W2	W1	wo

W0 — 2: BCD code of the highest priority level requesting service.

I: Equal to a "1" if there is an interrupt.

This mode is useful if there is a routine common to several levels — so that the NTA sequence is not needed (and this saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

	A0	D4	D3						
OCW1	1			M7-1	MO	IMR (Interrupt Mask Register). \overline{WR} will load it while status can be read with \overline{RD} .			
OCW2	0	0	0	R SEOI	EOI				
				0 0	0	No Action.			
				0 0	1	Non-specific End of Interrupt.			
				0 1	0	No Action.			
				0 1	1	Specific End of Interrupt. L2, L1, L0 is the BCD level to be reserved.			
				1 0	0	No Action.			
				1 0	1	Rotate priority at EOI. (Auto Mode)			
				1 1	0	Rotate priority, L2, L1, L0 becomes bottom priority without Ending of Interrupt.			
				1 1	1,,,,,,,,	Rotate priority at EOI (Specific Mode), L2, L1, L0 becomes bottom priority, and its corresponding IS FF is reset.			
OCW3	0	0	1	ESMM	SMM				
			- indee	0	0	Constitution of the state of th			
				0	1	Special Mask not Affected.			
				1	0	Reset Special Mask.			
				1	1	Set Special Mask.			
				ERIS	RIS				
				0	0	71			
				0	1	- No Action.			
			- 10	1	0	Read IR Register Status.			
			130	1	1	Read IS Register Status.			

Note: The CPU interrupt input must be disabled during:

- 1. Initialization sequence for all the 8259 in the system.
- 2. Any control command execution.

Figure 11. Summary of Operation Word Programming

Reading 8259 Status

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW3 and reading with RD.

Interrupt Requests Register (IRR): 8-bit register which contains the levels requesting an interrupt to be acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged. (Not affected by IMR).

In Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when prior to the \overline{RD} pulse, an \overline{WR} pulse is issued with OCW3, and \overline{ERIS} = 1, \overline{RIS} = 0.

The ISR can be read in a similar mode, when ERIS = 1, RIS = 1.

There is no need to write an OCW3 before every status read operation as long as the status read corresponds with the previous one, i.e. the 8259 "remembers" whether the IRR or ISR has been previously selected by the OCW3.

For reading the IMR, a $\overline{\text{WR}}$ pulse is not necessary to preced the $\overline{\text{RD}}$. The output data bus will contain the IMR whenever $\overline{\text{RD}}$ is active and A0 = 1.

Polling overrides status read when P = 1, ERIS = 1 in OCW3

Cascading

The 8259 can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels

A typical system is shown in Figure 12. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 12, the slaves interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and later acknowledged, the master releases the 8080 CALL code during the first INTA pulse. From the trailing edge of this first INTA pulse until the trailing edge of the third pulse, the CAS lines will contain the slave address code. Thus, the corresponding slave is enabled to release the two-byte service routine address during the second and third INTA pulses.

Note that since the CAS lines default to 000, no slave should be connected with IR0 on the master unless <u>all other</u> master request inputs (IR1-IR7) are connected to slaves. Otherwise, the slave on IR0 will attempt to drive the data bus in conflict with a non-slave interrupt request on the master.

It is obvious that each 8259 in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select (CS) input of each 8259. The slave program pin (SP) must be at a "low" level for a slave (and then the cascade lines are inputs) and at a "high" level for a master (and then the cascade lines are outputs).




Figure 12. Cascading the 8259

INST.	o handle up to t	average a	sight	of qu	die	saster	n	entT	tem.	e sys	or update the user information on the
NO.		A0	D7	D6	D5	D4	D3	D2	D1	D0	OPERATION DESCRIPTION
1	ICW1 A	0	A7	A6	A5	1	0	1	1	0	Byte 1 initialization, format = 4, single.
2	ICW1 B	0	A7	A6	A5	1	0	1	0	0	Byte 1 initialization, format = 4, not single
3	ICW1 C	0	Α7	A6	A5	1	0	0	1	0	Byte 1 initialization, format = 8, single.
4	ICW1 D	0	A7	A6	A5	shine.	0	0	0	0	Byte 1 initialization, format = 8, not single
5	ICW2	18 10 0	A15	A14	A13	A12	A11	A10	A9	A8	Byte 2 initialization (Address No. 2)
6	ICW3 M	1	S7	S6	S5	S4	S3	S2	S1	SO	Byte 3 initialization — master.
7	ICW3 S	1	0	0	0	0	0	S2	S1	SO	Byte 3 initialization — slave.
8	OCW1	1 5 8	M7	M6	M5	M4	МЗ	M2	M1	МО	Load mask reg, read mask reg.
9	OCW2 E	0	0	0	1 8	0	0	0	0	0	Non specific EOI.
10	OCW2 SE	0	0	1 ₅₀₀	al led	0	0	L2	L1	LO	Specific EOI. L2, L1, L0 code of IS FF to be reset.
11	OCW2 RE	0	1	0	1	0	0	0	0	0	Rotate at EOI (Auto Mode).
12	OCW2 RSE	0	1 w n	nezion 1noc		0		L2	L1	LO	Rotate at EOI (Specific Mode). L2, L1, L0, code of line to be reset and selected as bottom priority.
13	OCW2 RS	0	1088	100	0	0	0	L2	L1	LO	L2, L1, L0 code of bottom priority line.
14	OCW3 P	0	es_noil	0	0	0	1	1 .8	0	0	Poll mode.
15	OCW3 RIS	0	-	0	0	0	1	0	1.00	e1 le	Read IS register.
16	OCW3 RR	0	- ev	0	0	0	1	0	1	0	Read requests register.
17	OCW3 SM	0	120/08	10HO	1/1/0	0	1	0	0	0	Set special mask mode.
18	OCW3 RSM	0	d <u>Jaum</u> 15 april	1	0	0	1	0	0	0	Reset special mask mode.

Notes: Standard sas sanil enaces and mort one) rateem

Figure 13. 8259 Instruction Set

^{1.} In the master mode \overline{SP} pin = 1, in slave mode \overline{SP} = 0.

^{2.} (-) = do not care.

ABSOLUTE MAXIMUM RATINGS*

 Ambient Temperature Under Bias
 0° C to 70° C

 Storage Temperature
 −65° C to +150° C

 Voltage On Any Pin
 With Respect to Ground
 −0.5 V to +7 V

 Power Dissipation
 1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	5	.8	V	
VIH	Input High Voltage	2.0	V _{CC} +.5V	V	
VoL	Output Low Voltage		.45	V	I _{OL} = 2 mA
V _{OH}	Output High Voltage	2.4	83	TalV	$I_{OH} = -400 \mu A$
V	Interview Output High Voltage	2.4		V	$1_{OH} = -400 \mu A$
V _{OH-INT}	Interrupt Output High Voltage	3.5		V	I_{OH} = -50 μ A
	Input Leakage Current	0.02	-300	μΑ	V _{IN} = 0V
IL(IR ₀₋₇)	for IR ₀₋₇	ORE	10	μΑ	VIN = VCC
I _{IL}	Input Leakage Current	The Table	10	μΑ	V _{IN} = V _{CC} to 0V
	for Other Inputs		10	μΑ	AIN - ACC 10 OA
I _{OFL}	Output Float Leakage		±10	μΑ	$V_{OUT} = 0.45V$ to V_{CO}
Icc	V _{CC} Supply Current		100	mA	34,314931 30

CAPACITANCE

 $T_A = 25^{\circ}C$; $V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance		O DES	10	pF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to VSS

A.C. CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = +5V \pm 5\%, GND = 0V)$

Bus Parameters

Read:

grafes estate a en 1977	Strob Levi Ol St. Str. 1 hend in reg emissing specification	82	259	82	A 50 sp\$4,/0		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
t _{AR}	CS/A ₀ Stable Before RD or INTA	50		50		ns	
t _{RA}	CS/A ₀ Stable After RD or INTA	5		30		ns	
t _{RR}	RD Pulse Width	420		300	COVACA	ns	
t _{RD}	Data Valid From RD/INTA[1]		300	(MET A	200	ns	
t _{DF}	Data Float After RD/INTA	20	200	20	100	ns	

Write:


	101 V 1 34,	82	259	82	101	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	A ₀ Stable Before WR	50	acetal Valena	50		ns
t _{WA}	A ₀ Stable After WR	20		30		ns
t _{WW}	WR Pulse Width	400	Ine	300	i regnin ji	ns
t _{DW}	Data Valid to WR (T.E.)	300		250	198 14. 1	ns
t _{WD}	Data Valid After WR	40	Ins	30	i tugni i	ns

Other Timings:

		82	259	82		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{IW}	Width of Interrupt Request Pulse	100		100	A CHASSE	ns
t _{INT}	INT ↑ After IR ↑	400	10000	350	1 112000	ns
t _{IC}	Cascade Line Stable After INTA ↑	400		400		ns


Note 1: 8259: C_L = 100pF, 8259-5: C_L = 150pF.

Input Waveforms for A.C. Tests




WAVEFORMS


Read Timing



Write Timing




Other Timing



Note: Interrupt Request must remain "HIGH" (at least) until leading edge of first INTA.

Read Status/Poll Mode






8271 PROGRAMMABLE FLOPPY DISK CONTROLLER

- IBM 3740 Soft Sectored Format Compatible
- Programmable Record Lengths
- Multi-Sector Capability
- Maintain Dual Drives with Minimum Software Overhead Expandable to 4 Drives
- Automatic Read/Write Head Positioning and Verification

- Internal CRC Generation and Checking
- Programmable Step Rate, Settle-Time, Head Load Time, Head Unload Index Count
- Fully MCS-80 and MCS-85 Compatible
- Single +5V Supply
- 40-Pin Package

The Intel® 8271 Programmable Floppy Disk Controller (FDC) is an LSI component designed to interface one to 4 floppy disk drives to an 8-bit microcomputer system. Its powerful control functions minimize both hardware and software overhead normally associated with floppy disk controllers.



IBM DISKETTE GENERAL FORMAT

The IBM Flexible Diskette used for data storage and retrieval is organized into concentric circular paths or TRACKS. There are 77 tracks on either one or both sides (surfaces) of the diskette. On double-sided diskettes, the corresponding top and bottom tracks are referred to as a CYLINDER. Each track is further divided into fixed length sections or SECTORS. The number of sectors per track—26, 15 or 8—is determined when a track is formatted and is dependent on the sector length—128, 256 or 512 bytes respectively—specified.

All tracks on the diskette are referenced to a physical index mark (a small hole in the diskette). Each time the hole passes a photodetector cell (one revolution of the diskette), an Index pulse is generated to indicate the logical beginning of a track. This index pulse is used to initiate a track formatting operation.

Track Format

Each Diskette Surface is divided into 77 tracks with each track divided into fixed length sectors. A sector can hold a whole record or a part of a record. If the record is shorter than the sector length, the unused bytes are filled with binary zeros. If a record is longer than the sector length, the record is written over as many sectors as its length requires. The sector size that provides the most efficient

use of diskette space can be chosen depending upon the record length required.

Tracks are numbered from 00 (outer-most) to 76 (inner-most) and are used as follows:

TRACK 00 reserved as System Label Track
TRACKS 01 through 74 used for data
TRACKS 75 and 76 used as alternates.

Each sector consists of an ID field (which holds a unique address for the sector) and a data field.

The ID field is seven bytes long and is written for each sector when the track is formatted. Each ID field consists of an ID field Address Mark, a Cylinder Number byte which identifies the track number, a Head Number byte which specifies the head used (top or bottom) to access the sector, a Record Number byte identifying the sector number (1 through 26 for 128 byte sectors on standard drives), an N-byte specifying the byte length of the sector and two CRC (Cyclic Redundancy Check) bytes.

The Gaps separating the index mark and the ID and data fields are written on a track when it is formatted. These gaps provide both an interval for switching the drive electronics from reading or writing and compensation for rotational speed and other diskette-to-diskette and drive-to-drive manufacturing tolerances to ensure that data written on a diskette by one system can be read by another (diskette interchangeability).




FIGURE 1. TRACK FORMAT

General

The 8271 Floppy Disk Controller (FDC) interfaces either two single or one dual floppy drive to an eight bit microprocessor and is fully compatible with Intel's new high performance MCS-85 microcomputer system. With minimum external circuitry, this innovative controller supports most standard, commonly-available flexible disk drives including the mini-floppy.

The 8271 FDC supports a comprehensive soft sectored format which is IBM 3740 compatible and includes provision for the designating and handling of bad tracks. It is a high level controller that relieves the CPU (and user) of many of the control tasks associated with implementing alloppy disk interface. The FDC supports a variety of high level instructions which allow the user to store and retrieve data on a floppy disk without dealing with the low level details of disk operation.

In addition to the standard read/write commands, a scan command is supported. The scan command allows the user program to specify a data pattern and instructs the FDC to search for that pattern on a track. Any application that is required to search the disk for information (such as point of sale price lookup, disk directory search, etc.), may use the scan command to reduce the CPU overhead. Once the scan operation is initiated, no CPU intervention is required.

Hardware Description

The 8271 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name	Pin No.	I/O	Description
Vcc	(40)	12	+5V supply
GND	(20)		Ground
Clock	(3)	1	A 2 or 4 MHz square wave clock
Reset	(1)		A high signal on the reset input forces the 8271 to an idle state. The 8271 remains idle until a command is issued by the CPU. The drive interface output signals are forced low.
CS	(24)	1	The I/O Read and I/O Write inputs are enabled by the chip select signal.
DB ₇ -DB ₀	(19-12)	1/0	The Data Bus lines are bidirectional, three-state lines (8080 data bus compatible).
WR			The Write signal is used to signal the control logic that a transfer of data from the data bus to the 8271 is required.
RD	(9)	56 4 21	The Read signal is used to signal the control logic that a transfer of data from the 8271 to the data bus is required.
INT	(11)	0	The interrupt signal indicates that the 8271 requires service.
A ₁ -A ₀	(22-21)	-1-	These two lines are CPU Inter- face Register select lines.

Name	No.	I/O	Description
DRQ 9000			
DACK			The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted.
Select 1- Select 0	(6) (2)	0	These lines are used to specify the selected drive.
Fault Reset/ OPO	(1)	0	The optional fault reset output line is used to reset an error condition which is latched by the drive.
Write Enable	(35)	0-	This signal enables the drive write logic.
Seek/Step	(36)	0	This multi-function line is used during drive seeks.
Direction	(37)		The direction line specifies the seek direction. A high level on this pin steps the R/W head toward the spindle (step-in), a low level steps the head away from the spindle (step-out).
Load Head	(38)	0	The load head line causes the drive to load the Read/Write head against the diskette.
Low Current	(39)	0	This line notifies the drive that track 43 or greater is selected.
Ready 1, Ready 0	(5) (32)	1	These two lines indicate that the specified drive is ready.
Fault	(28)	1	This line is used by the drive to specify a file unsafe condition.
Count/OPI	(30)	Ī	If the optional seek/direction/ count seek mode is selected, the count pin is pulsed to step the R/W head to the desired track.
Write Protect	(33)	I	This signal specifies that the diskette inserted is write protected.
TRKO	(31)	1	This signal indicates when the R/W head is positioned over track zero.
Index	(34)	1	The index signal gives an indication of the relative position of the diskette.
PLO/SS	(25)	1	This pin is used to specify the type of data separator used.
Write Data	(29)	0	Composite write data.
Unseparated Data	(27)	1	This input is the unseparated data and clocks.
Data Window	(26)		This is a data window established by a single-shot or phase-locked oscillator data separator.
INSYNC	(23)	0	This line is high when 8271 has attained input data synchronization, by detecting 2 bytes of zeros followed by an expected Address Mark. It will stay high until the end of the ID or data field.


CPU Interface Description

This interface minimizes CPU involvement by supporting a set of high level commands and both DMA and non-DMA type data transfers and by providing hierarchical status information regarding the result of command execution.

The CPU utilizes the control interface (see the Block diagram) to specify the FDC commands and to determine the result of an executed command. This interface is supported by five Registers which are addressed by the CPU via the A1, A0, $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals. If an 8080 based system is used, the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals can be driven by the 8228's $\overline{\text{I/OR}}$ and $\overline{\text{I/OW}}$ signals. The registers are defined as follows:


Command Register

The CPU loads an appropriate command into the Command Register which has the following format:




Parameter Register

Accepts parameters of commands that require further description; up to five parameters may be required, example:



Result Register

The Result Register is used to supply the outcome of FDC command execution (such as a good/bad completion) to the CPU. The standard Result byte format is:



This byte format facilitates the use of an address table to look up error routines and messages.





FIGURE 2. 8271 BLOCK DIAGRAM SHOWING CPU INTERFACE FUNCTIONS

Status Register

Reflects the state of the FDC.



Test Mode

Allows the 8271 to be reset by the program.

INT (Interrupt Line)

Another element of the control interface is the Interrupt line (INT). This line is used to signal the CPU that an FDC operation has been completed. It remains active until the result register is read.

DMA Operation

The 8271 can transfer data in either DMA or non DMA mode. The data transfer rate of a floppy disk drive is high enough (one byte every 32 usec) to justify DMA transfer. In DMA mode the elements of the DMA interface are:

DRQ: DMA Request:

The DMA request signal is used to request a transfer of data between the 8271 and memory.

DACK: DMA Acknowledge:

The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted.

RD, WR: Read, Write

The read and write signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel®8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer at a starting address determined by the CPU. Counting of data block lengths is performed by the FDC.

To request a DMA transfer, the FDC raises DRQ. DACK and RD enable DMA data onto the bus (independently of CHIP SELECT). DACK and WR transfer DMA data to the FDC. If a data transfer request (read or write) is not serviced within 31 μsec, the command is cancelled, a late DMA status is set, and an interrupt is generated. In DMA mode, an interrupt is generated at the completion of the data block transfer.

When configured to transfer data in non-DMA mode, the CPU must pass data to the FDC in response to the non-DMA data requests indicated by the status word. The data is passed to and from the chip by asserting the DACK and the RD or WR signals.




FIGURE 3. 8271 BLOCK DIAGRAM SHOWING DISK INTERFACE FUNCTIONS

Disk Drive Interface

The 8271 disk drive interface supports the high level command structure described in the Command Description section. The 8271 maintains the location of bad tracks and the current track location for two drives. However, with minor software support, this interface can support four drives by expanding the two drive select lines (select 0, select 1) with the addition of minimal support hardware.

The FDC Disk Drive Interface has the following major functions.

READ FUNCTIONS

Utilize the user supplied data window to obtain the clock and data patterns from the unseparated read data.

Establish byte synchronization.

Compute and verify the ID and data field CRCs.


WRITE FUNCTIONS

Encode composite write data.

Compute the ID and data field CRCs and append them to their respective fields.

CONTROL FUNCTIONS

Generate the programmed step rate, head load time, head settling time, head unload delay, and monitor drive functions.



NOTE: INPUTS TO CHIP MAY REQUIRE RECEIVERS

FIGURE 4. 8271 DISK DRIVE INTERFACE

Data Separation

The 8271 needs only a data window to separate the data from the composite read data as well as to detect missing clocks in the Address Marks.

The window generation logic may be implemented using either a single-shot separator or a phase-locked oscillator.

Single-Shot Separator

The single-shot separator approach is the lowest cost solution.

The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the delay from the previous pulse was a half or full bit-cell (high input = full bit-cell, low input = half bit-cell). PLO/SS should be tied to Ground.




FIGURE 5. SINGLE-SHOT DATA SEPARATOR BLOCK DIAGRAM




FIGURE 6. SINGLE-SHOT DATA WINDOW TIMING

I ne FDG samples the value of Data Window on the leading edge of Unseparated Data and determines whether the pulse represents a Clock or Data Pulse.

PLO/SS should be tied to Vcc (+5V).




FIGURE 7. PLO DATA SEPARATOR BLOCK DIAGRAM




FIGURE 8. PLO DATA WINDOW TIMING

Disk Drive Control Interface

The disk drive control interface performs the high level and programmable flexible disk drive operations. It custom tailors many varied drive performance parameters such as the step rate, settling time, head load time, and head unload index count. The following is the description of the control interface.

Write Enable

The Write Enable controls the read and write functions of a flexible disk drive. When Write Enable is a logical one, it enables the drive write electronics to pass current through the Read/Write head. When Write Enable is a logical zero, the drive Write circuitry is disabled and the Read/Write head detects the magnetic flux transitions recorded on a diskette. The write current turn-on is as follows.





FIGURE 9. WRITE ENABLE TIMING

Seek Control

Seek Control is accomplished by Seek/Step, Direction, and Count pins and can be implemented two ways to provide maximum flexibility in the subsystem design. One instance is when the programmed step rate is not equal to zero. In this case, the 8271 uses the Seek/Step and Direction pins (the Seek/Step pin becomes a Step pin). Programmable Step timing parameters are shown.

Another instance is when the programmable step rate is equal to zero, in which case the 8271 holds the seek line high until the appropriate number of user-supplied step pulses have been counted on the count input pin.

The Direction pin is a control level indicating the direction in which the R/W head is stepped. A logic high level on this line moves the head toward the spindle (step-in). A logic low level moves the head away from the spindle (step-out).



 $t_{PS}=t_{DS}=t_{SD}=10\mu s$

STANDARD: $1ms \le t_S \le 255ms$

MINI-FLOPPY: $2ms \le t_s \le 510ms$

FIGURE 10. SEEK TIMING





FIGURE 11. SEEK/STEP/COUNT TIMING

 $t_C \geqslant 1 ms$

Head Settling Time

The 8271 allows the head settling time to be programmed from 0 to 255ms, in increments of 1 ms for standard drives or 0 to 510ms for mini-drives.


The head settling time is defined as the interval of time from completion of the last step to the time when reading or writing on the diskette is possible (R/W Enable). The R/W head is assumed loaded.



HEAD SETTLING TIMING

Load Head

When active, load head output pin causes the drive's read/write head to be loaded on the diskette. When the head is initially loaded, there is a programmed delay (0 to 60ms in 4ms increments for standard drives or 0 to 120ms in 8 ms increments for mini-drives) prior to any read or write operation. Provision is also made to unload the head following an operation within a programmed number of diskette revolutions.



HEAD LOAD TO READ/WRITE TIMING

Index

The Index input is used to determine "Sector not found" status and to initiate format track/read ID commands and head unload Index and Count operations.




FIGURE 14. INDEX TIMING

Track 0

This input pin indicates that the diskette is at track 0. During any seek operation, the stepping out of the actuator ceases when the track 0 pin becomes active.

Select 0. Select 1

Only one drive may be selected at a time. The Input/Output pins that must be externally qualified with Select 0 and Select 1 are:

Unseparated Data
Data Window
Write Enable
Seek/Step
Count/Optional Input
Load Head
Track 0
Low Current
Write Protect
Write Fault
Fault Reset/Optional Output
Index

When a new set of select bits is specified by a new command or the FDC going IDLE, the following pins will be set to the 0 state:

Write Enable (35) Seek/Step (36) Direction (37) Load Head (38) Low Head Current (39)

The select pins will be set to the state specified by the command or the FDC IDLE condition.

Low Current

This output pin is active whenever the physical track location of the selected drive is greater than 43. Generally this signal is used to enable compensation for the lower velocities encountered while recording on the inner tracks.

Write Protect

The 8271 will not write to a disk when this input pin is active and will interrupt the CPU if a Write attempt is made. Operations which check Write Protect are aborted if the Write Protect line is active.

This signal normally originates from a sensor which detects the presence or absence of the Write Protect hold in the diskette jacket.

Write Fault and Write Fault Reset

The Write Fault input is normally latched by the drive and indicates any condition which could endanger data integrity. The 8271 interrupts the CPU anytime Write Fault is detected during an operation and immediately resets the Write Enable, Seek/Step, Direction, and Low Current signals. The Write Fault condition is reset through the Write Fault Reset output pin.


Ready 1, 0

These two pins indicate the functional status of the disk drives. Whenever an operation is attempted on a drive which is not ready, an interrupt is generated. The interface continually monitors this input during an operation and if a Not Ready condition occurs, immediately terminates the operation. Note that the 8271 latches the Not Ready condition and it can only be reset by the execution of a Read Drive Status command.

from the CPU, executes them and provides a RESULT back to the 8080 CPU at the end of command execution. The communication with the CPU is established by the activation of $\overline{\text{CS}}$ and $\overline{\text{RD}}$ or $\overline{\text{WR}}$. The A₁, A₀ inputs select the appropriate registers on the chip:

A ₁	A ₀	CS RD	CS WR
0	0	Status Reg	Command Reg
0	1	Result Reg	Parameter Reg
1	0	_	Test Mode
1	1	_	_

The FDC operation is composed of the following sequence of events.



The Command Phase

The software writes a command to the command register. As a function of the command issued, from zero to five parameters are written to the parameter register. Refer to diagram showing a flow chart of the command phase. Note that the flow chart shows that a command may not be issued if the FDC status register indicates that the device is busy. Issuing a command while another command is in progress is illegal. The flow chart also shows a parameter buffer full check. The FDC status indicates the state of the parameter buffer. If a parameter is issued while the parameter buffer is full, the previous parameter is over written and lost.

The Execution Phase


During the execution phase the operation specified during the command phase is performed. During this phase, there is no CPU involvement if the system utilizes DMA for the data transfers. The execution phase of each command is discussed within the detailed command descriptions. The following table summarizes many of the basic execution phase characteristics.

The Result Phase

During the Result Phase, the FDC notifies the CPU of the outcome of the command execution. This phase may be initiated by:

- 1. The successful completion of an operation.
- 2. An error detected during an operation.

in the nesult Phase, the CPU Reads the Status Register which provides the following information:



Bit 7: Command Busy

The command busy bit is set on writing to the command register. Whenever the FDC is busy processing a command, the command busy bit is set to a one. This bit is set to zero after the command is completed.

Bit 6: Command Full

The command full bit is set on writing to the command buffer and cleared when the FDC begins processing the command.

Bit 5: Parameter Full

This bit indicates the state of the parameter buffer. This bit is set when a parameter is written to the FDC and reset after the FDC has accepted the parameter.




FIGURE 5. COMMAND PHASE SEQUENCE

Bit 4: Result Full

This bit indicates the state of the result buffer. It is valid only after Command Busy bit is low. This bit is set when the FDC begins a command and is reset after the result byte is read by the CPU. The data in the result buffer is valid only after the FDC has completed a command. Reading the result buffer while a command is in progress yields no useful information.

Bit 3: Interrupt Request

This bit reflects the state of the FDC INT pin. It is set where FDC requests attention as a result of the completion of an operation or failure to complete an intended operation. This bit is cleared by a read result register interface command.

Bit 2: Non-DMA Data Request

When the FDC is utilized without a DMA controller, this bit is used to indicate FDC data requests. Note that in the non-DMA mode, an interrupt is generated (interrupt request bit is set) with each data byte written to or read from the diskette.


Bits 1 and 0:

Not used (zero returned).

After reading the Status Register, the CPU then reads the Result Register for more information.

The Result Register supp at notice and add .ybgan

The standard result byte format is:



Bits 7 and 6:

Not used (zero returned).

Bit 5:

Deleted Data Found: This bit is set when deleted data is encountered during a transaction.

Bits 4 and 3: Completion Type

The completion type field provides general information regarding the outcome of an operation.

The completion type field provides general information regarding the outcome of an operation.

Completion

Туре	Event
00	Good Completion — No Error
01	System Error — recoverable errors;
10	operator intervention probably required for recovery.
11	Command/Drive Error — either a program error or drive hardware failure.

Bits 2 and 1: Completion Code

The completion code field provides more detailed information about the completion type (See Table).

Completion Type	Completion Code	Event
disket(00)perati		Good Completion/ Scan Not Met
00	01	Scan Met Equal
00	1()	Scan Met Not Equal
00	11	
3 010 5180	00	Clock Error
filed opported	2998 01	Late DMA
01.01	10	ID CRC Error
belos 01 a mol		Data CRC Error
ealug 10olo pol		Drive Not Ready
10 5 6 6		Write Protect
		Track 0 Not Found
10 10	11	Write Fault
in the applied the		Sector Not Found
de la	01	
OWD 511W ORD	OHT 10	
Show by pw ORC	9/11 11	

It is important to note the hierarchical structure of the result byte. In very simple systems where only a GO-NO GO result is required, the user may simply branch on a zero result (a zero result is a good completion). The next level of complexity is at the completion type interface. The completion type supplies enough information so that the software may distinguish between fatal and non-fatal errors. If a completion type 01 occurs, ten retries should be performed before the error is considered unrecoverable.

The Completion Type/Completion Code interface supplies the greatest detail about each type of completion. This interface is used when detailed information about the transaction completion is required.

Bit 0:

Not used (zero returned).

TABLE 1. COMPLETION CODE INTERPRETATION

Definition	Interpretation
Successful Completion/ Scan Not Met	The diskette operation specified was completed without error. If scan operation was specified, the pattern scanned was not found on the track addressed.
Scan Met Equal	The data pattern specified with the scan command was found on the track addressed with the specified comparison, and the equality was met.
Scan Met Not Equal	The data pattern specified with the scan command was found with the specified comparison on the track addressed, but the equality was not met.
Clock Error	During a diskette read operation, a clock bit was missing (dropped). Note that this function is disabled when reading any of the ID address marks (which contain missing clock pulses). If this error occurs, the operation is terminated immediately and an interrupt is generated.
Late DMA	During either a diskette read or write operation, the data channel did not respond within the allotted time interval to prevent data from being overwritten or lost. Thi error immediately terminates the operation and generates an interrupt.
ID Field CRC Error	The CRC word (two bytes) derived from the data read in an ID field did not match the CRC word written in the ID field when the track was formatted. If this erro occurs, the associated diskette operation is prevented and no data is transferred
Data Field CRC Error	During a diskette read operation, the CRC word derived from the data field read did not match the data field CRC word previously written. If this error occurs, the data read from the sector should be considered invalid.
Drive Not Ready	The drive addressed was not ready. This indication is caused by any of the following conditions: 1. Drive not powered up 2. Diskette not loaded 3. Non-existent drive addressed 4. Drive went not ready during an operation Note that this bit is cleared only through an FDC read drive status command.
Write Protect	A diskette write operation was specified on a write protected diskette. The intended write operation is prevented and no data is written on the diskette.
Track 00 Not Found	During a seek to track 00 operation, the drive failed to provide a track 00 indication after being stepped 255 times.
Write Fault	This error is dependent on the drive supported and indicates that the fault input to the FDC has been activated by the drive.
Sector Not Found	Either the sector addressed could not be found within one complete revolution of the diskette (two index marks encountered) or the track address specified did not match the track address contained in the ID field. Note that when the track address specified and the track address read do not match, the FDC automatically increments its track address register (stepping the drive to the next track) and again compares the track addresses. If the track addresses still do not match, the track address register is incremented a second time and another comparison is made before the sector not found bit is set.

EXECUTION PHASE BASIC CHARACTERISTICS

The following table summarizes the various commands with corresponding execution phase characteristics.

	so ta 1 a salo reda 2 missar to 3			4	5	edem 6 m and vo 7 delbelse 25 8 m			
COMMANDS		Head		Write/ Protect	Seek	Seek Check	Result	Completion Interrupt	
SCAN DATA	SKIP	LOAD	naO loyell	×	YES	YES	YES	YES	
SCAN DATA AND DEL DATA	XFER	LOAD	1	X	YES	YES	YES	YES	
WRITE DATA	X	LOAD	/	/	YES	YES	YES	YES	
WRITE DEL DATA	X	LOAD	/	V	YES	YES	YES	YES	
READ DATA	SKIP	LOAD	/	X	YES	YES	YES	YES	
READ DATA AND DEL DATA	XFER	LOAD	ser\ to the	X	YES	YES	YES	YES	
READ ID	X	LOAD		X	YES	NO	YES	YES	
VERIFY DATA AND DEL DATA	XFER	LOAD	3 Vis FD	eratix; hed for	YES	YES	YES	YES	
FORMAT TRACK	X	LOAD	1	yan a	YES	NO	YES	YES	
SEEK	X	LOAD	У	X	YES	NO	YES	YES	
READ DRIVE STATUS	X _{smmo}	o evi l o la	X	X	NO	NO	NOTE 5	NO	
SPECIFY	X	est evale es		X	NO	NO	NO	NO	
RESET	X	UNLOAD	utala x mb	X	NO	NO	NO	NO	
W SP REGISTERS	X	trial Trial	been X	X	NO	NO	NO	NO	
R SP REGISTERS	X	m bristinno	X	x	NO	NO	NOTE 6	NO	

Note: 1. "x" → DONT CARE 2. "√" → check 3. "-" → No change 4. "y" → Check at end of operation 5. See "Read Drive Status" Command.

TABLE 1. EXECUTION PHASE BASIC CHARACTERISTICS

Explanation of the execution phase characteristics table.

1. Deleted Data Processing

If deleted data is encountered during an operation that is marked skip in the table, the deleted data sector is not transferred into memory, but the sector is counted. For example, if the command and parameters specify a read of five sectors and one of the sectors was written with a deleted data mark, four sectors are transferred to memory. The deleted data flag is set in the result byte. However, if the operation is marked transfer, all data is transferred to memory regardless of the type of data mark.

2. Head

The Head column in the table specifies whether the Read/Write head will be loaded or not. If the table specifies load, the head is loaded after it is positioned over the track. The head loaded by a command remains loaded until the user specified number of index pulses have occurred.

3. Ready

The Ready column indicates if the ready line (Ready 1, Ready 0) associated with the selected drive is checked. A not ready state is latched by the 8271 until the user executes a read status command.

4. Write Protect

The operations that are marked check Write Protect are immediately aborted if Write Protect line is active at the beginning of an operation.

5. Seek

Many of the 8271 commands cause a seek to the desired track. A current track register is maintained for each drive or surface.

6. Seek Check

Operations that perform Seek Check verify that selected data in the ID field is correct before the 8271 accesses the data field.

DETAILED COMMAND DESCRIPTION

Many of the interface characteristics of the FDC are specified by the systems software. Prior to initiating any drive operation command, the software must execute the specify command. There are two types of specify commands selectable by the parameter issued.

First Parameter Specify Type

0DH	Initialization

10_H Load bad Tracks Surface '0'
18_H Load bad Tracks Surface '1'

Specify Command

The Specify command is used prior to performing any diskette operation (including formatting of a diskette) to define the drive's inherent operating characteristics and also is used following a formatting operation or installation of another diskette to define the locations of bad tracks. Since the Specify command only loads internal registers within the 8271 and does not involve an actual diskette operation, command processing is limited to only Command Phase. Note that once the operating characteristics and bad tracks have been specified for a given drive and diskette, redefining these values need only be done if a diskette with unique bad tracks is to be used or if the system is powered down.

Initialization:

	A ₁	A ₀	D ₇	D ₆	D ₅	OD4	D_3	D ₂	D ₁	Do	
CMD:	0	0	0	0	1	1	0	1	0	1	
PARO:	0	1	0	0	0	0	1	1)	0	1	
PAR1:	0	1	STEP RATE*							1,000	
PAR2:	0	1	HEAD	HEAD SETTLING TIME*							
PAR3:	0	1		X CNT B			HE	AD LOAI	TIME*		

^{*}Note: Mini-floppy times are doubled.

{0-120ms in 8 ms steps}

Parameter 0: 0DH = Select Specify Initialization.

Parameter 1: D_TD_0 = Step Rate (0-255ms in 1ms steps). {0-510ms in 2ms steps} ()= standard,{}= mini

Parameter 2: D₇-D₄ = Head Settling Time (0-255 ms in 1 ms steps). {0-510ms in 2ms steps} ()= standard, {} = mini

Parameter 3: D₇-D₄ = Index Count—Specifies the number of Revolutions (0-14) which are to occur before the FDC automatically unloads the R/W head. If 15 is specified, the head remains loaded.

 D_3 - D_0 = Head Load Time (0-60ms in steps of 4 ms).

Load Bad Tracks

100	Α1	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	1	0	1	0	1
PARO:	0	1	0	0	0	1	1/0	0	0	0
PAR1:	0	1	BAD	TRACK I	VO. 1					
PAR2:	0	1	BAD 1	TRACK I	VO. 2			1		
PAR3:	0	1	CURR	ENT TR	ACK					

Parameter 0: 10_H = Load Surface zero bad tracks 18_H = Load Surface one bad track

Parameter 1:

Bad track address number 1 (Physical Address).

Parameter 2:

Bad track address number 2 (Physical Address).

Parameter 3

Current track address (Physical Address).

Conditions:

- Bad track number one must be numerically less than bad track number two.
- 2. If no bad tracks are present, set the parameter to FFH.

Reset Command

A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	0	0	1
1	0	0.0	0	0	0	0	0 /	0	0

Function: The Reset command emulates the action of the reset pin. It is issued by outputting a one followed by a zero to the Test Mode Register.

- 1. The drive control signals are forced low.
- 2. An in-progress command is aborted.
- 3. The FDC status register flags are cleared.
- The FDC enters an idle state until the next command is issued.

Special Drive Commands

The special drive commands are used to explicitly position the drive read/write head or to interrogate the drive status.

Command Seek Function

The seek command moves the head to the specified track without loading the head or verifying the track.

The seek operation uses the specified bad tracks to compute the physical track address. This feature insures that the seek operation positions the head over the correct track.

When a seek to track zero is specified (bad track registers are not used), the FDC steps the head until the track 00 signal is detected.

If the track 00 signal is not detected within (FF)_H steps, a track 0 not found error status is returned.

A seek to track zero is used to position the read/write head when the current head position is unknown (such as after a power up).

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	1	0	1	0	0	1
PARO:	0	1	TRAC	K ADD	RESS 0	255				

Seek operations are not verified. A subsequent read or write operation must be performed to determine if the correct track is located.

Read Drive Status Command

				D ₆						
CMD:	0	0	SEL 1	SEL 0	1	0	1	1	0	0

IF A DRIVE NOT READY RESULT IS RETURNED, THE READ STATUS MUST BE ISSUED TO CLEAR THE CONDITION.

() = standard,{} = mini

Read/Write Special Register Commands

This command is used to access special registers within the 8271.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COM	MAND	OPCOD	E	ab I	utole
PARO:	0	1	REGI	STER AD	DRESS					


Command code:

3D_H Read Special Register 3A_H Write Special Register

For both commands, the first parameter is the register address; for Write commands a second parameter specifies data to be written. Only the Read Special Register command supplies a result.

Description	Register Address in Hex	Comment
Sector Number	06	See Scan Description
MSB of Count	14	See Scan Description
LSB of Count	13	See Scan Description
Surface 0 Current Track	12	
Surface 1 Current Track	1A	a continue
Mode Register	17	See Mode Register Description
Drive Control Output Port	23	See Drive Output Port Description
Drive Control Input Port	22	See Read Drive Status Description
Surface 0 Bad Track 1	10	M. Stollers and
Surface 0 Bad Track 2	11	rate dad ni eupin
Surface 1 Bad Track 1	18	istorije simulione
Surface 1 Bad Track 2	19	no do sell nella di

Mode Register Write Parameter Format



Bits 7-2

(Not used). Must be set to zero.


Bit 1

Double/Single Actuator: Selects single or double actuator mode. If the single actuator mode is selected, the FDC assumes that the physical track location of both disks is always the same. This mode facilitates control of a drive which has a single actuator mechanism to move two heads.

Bit 0

Data Transfer Mode: This bit selects the data transfer mode. If this bit is a zero, the FDC operates in the DMA mode (DMA Request/ACK). If this bit is a one, the FDC operates in non-DMA mode. When the FDC is operating in DMA mode, interrupts are generated at the completion of commands. If the non-DMA mode is selected, the FDC generates an interrupt for every data byte transferred.

Drive Control Output Port Format



Each of these signals correspond to the chip pin of the same name. On standard-sized drives with write fault detection logic, bit 5 is set to generate the write fault reset signal. This signal is used to clear a write fault indication within the drive. On mini-sized drives, this bit is set to turn on the drive motor prior to initiating a drive operation or is cleared to turn off the drive motor following an operation. The register must be read prior to writing the register in order to save the states of the remaining bits. When the register is subsequently written to modify bit 5, the remaining bits must be restored to their previous states.

Data Processing Commands

All the routine Read/Write commands examine specific drive status lines before beginning execution, perform an implicit seek to the track address and load the drive's read/write head. Regardless of the type of command (i.e., read, write or verify), the 8271 first reads the ID field(s) to verify that the correct track has been located and also to locate the addressed sector. When a transfer is complete (or cannot be completed), the 8271 sets the interrupt request bit in the status register and provides an indication of the outcome of the operation in the result register.

If CRC error is detected during a multisector transfer, processing is terminated with the sector in error. The address of the failing sector number can be determined by examining the Sector Number register using the Read Special Register command.

Full power of the multisector read/write commands can be realized by doing DMA transfer using Intel® 8257 DMA Controller, For example, in a 128 byte per sector multisector write command, the entire data block (containing 128 bytes times the number of sectors) can be located in a disk memory buffer. Upon completion of the command phase, the 8271 begins execution by accessing the desired track, verifying the ID field, and locating the data field of the first sector to be written. The 8271 then DMA-accesses the first sector and starts counting and writing one byte at a time until all 128 bytes are written. It then locates the data field of the next sector and repeats the procedure until all the specified sectors have been written. Upon completion of the execution phase the 8271 enters into the result phase and interrupts the CPU for availability of status and completion results. Note that all read/write commands, single or multisector are executed without CPU intervention.

128 Byte Single Sector Format

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COMM	AND O	PCOD	E		
PARO:	0	1	TRAC	CK ADE	R 0-255					
PAR1:	0	1	SECT	OR 0-2	55					

Commands	Opcode
READ DATA	12
READ DATA AND DELETED DATA	16
WRITE DATA	0A
WRITE DELETED DATA	0E
VERIFY DATA AND DELETED DATA	1E

Variable Length/Multi-Sector Format

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COM	MAND (DPCOD	E	ib or	Loidin
PARO:	0	1	TRA	CK ADD	R 0-255	5	alta.	stom	awhi	a still re
PAR1:	0	1	SECT	OR 0-2	55	F USE			TELEP	DSTEEL
PAR2:	0	.1	L	ENGTH	100	10 20	NO	OF SE	CTORS	teb t

 $\mathsf{D}_7\text{-}\mathsf{D}_5$ of Parameter 2 determine the length of the disk sector.

0	0	0	128 Bytes
0	0	1	256 Bytes
0	1	0	512 Bytes
0	1	1	1024 Bytes
1	0	0	2048 Bytes
1	0	1	4096 Bytes
1	1	0	8192 Bytes
1	1	1	16,384 Bytes

Commands	Opcode
READ DATA	13
READ DATA AND DELETED DATA	17
WRITE DATA	0B
WRITE DELETED DATA	0F
VERIFY DATA AND DELETED DATA	ed lo1Fac
SCAN DATA	00
SCAN DATA AND DELETED DATA	04

Command

Read Data, Read Data and Deleted Data.

Function

The read command transfers data from a specified disk sector or group of sectors to memory. The operation of this command is outlined in execution phase table.

Command

Write Data, Write Deleted Data.

Function

The write command transfers data from memory to a specified disk sector or group of sectors.

Commands

Verify Data and Deleted Data.

Function

The verify command is identical to the read data and deleted data command except that the data is not transferred to memory. This command is used to check that a sector or a group of sectors has been written correctly by verifying the CRC character.

Scan Commands

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	0	0	0	S.DATA S.DELD	0	0
PAR0:	0	1	TRA	CK ADD	R 0-255	5				
PAR1:	0	1	SECT	OR 0-2	55	344				
PAR2:	0	1	LENG	зтн	V BILL	NO.	OF SE	CTORS	ryolisi	225 1
PAR3:	0	1	SCAN	TYPE		S	TEP SI	ZE		
PAR4:	0	1	FIEL	D LENG	STH (KE	Y)				l he

Command $D_2 = 0$ Scan Data $D_2 = 1$ Scan Data and Deleted Data

Scan Commands, Scan Data and Scan Data and Deleted Data, are used to search a specific data pattern or "key" from memory. The 8271 FDC operation during a scan is unique in that data is read from memory and from the diskette simultaneously.

During the scan operation, the key is compared repetitively (using the 8257 DMA Controller in auto load mode) with the data read from the diskette (e.g., an eight byte key would be compared with the first eight bytes (1-8) read from the diskette, the second eight bytes (9-16), the third eight bytes (17-24), etc.). The scan operation is concluded when the key is located or when the specified number of sectors have been searched without locating the key. When concluded, the 8271 FDC requests an interrupt. The program must then read the result register to determine if the scan was successful (if the key was located). If successful, several of the FDC's special registers can be examined (read special registers command) to determine more specific information relating to the scan (i.e., the sector number in which the key was located, and the number of bytes within the sector that were not compared when the key was located).

The following factors regarding key length must be considered when establishing a key in memory.

1. When searching multiple sectors, the length of the key must be evenly divisible into the sector length to prevent the key from being split at subsequent sector boundaries. Since the character FF_H is not compared, the key in memory can be padded to the required length using this character. For example, if the actual pattern compared on the diskette is twelve characters in length, the field length should be sixteen and four bytes of FF_H would be appended to the key. Consequently, the last block of sixteen bytes compared within the first sector would end at the sector boundary and the first byte of the next sector would be compared with the first byte of the key.

2. Since the first byte of the key is compared with the first byte of the sector, when the pattern does not begin with the first byte of the sector, the key must be offset using the character FF_H. For example, if the first byte of a nine byte pattern begins on the fifth byte of the sector, four bytes of FF_H are prefixed to the key (and three bytes of FF_H are appended to the key to meet the length requirement) so that the first actual comparison begins on the fifth byte.

The Scan Commands require five parameters:

Parameter 0, Track Address

Specifies the track number containing the sectors to be scanned. Legal values range from 00_H to $4A_H$ (0 to 74) for a standard diskette and from 00_H to 21_H (0 to 33) for a minisized diskette.

Parameter 1, Sector Address

Specifies the first sector to be scanned. The number of sectors scanned is specified in parameter 2, and the order in which sectors are scanned is specified in parameter 3.

Parameter 2, Sector Length/Number of Sectors

The sector length field (bits 7-5) specifies the number of data bytes allocated to each sector (see parameter 2, routine read and write commands for field interpretation). The number of sectors field (bits 4-0) specifies the number of sectors to be scanned. The number specified ranges from one sector to the physical number of sectors on the track.

Parameter 3

D7-D6:	Indicate	0000	to con a
U7-U6.	mulcate	Scan	rvbe

- 00-EQ Scan for each character within the field length (key) equal to the corresponding character within the disk sector. The scan stops after the first inequality.
- 01-GEQ Scan for each character within the disk sector greater than or equal to the corresponding character within the field length (key). The scan stops after the first inequality.
- 10-LEQ Scan for each character within the disk sector less than or equal to the corresponding character within the field length (key). The scan stops after the first inequality.
- D₅-D₀: Step Size: The Step Size field specifies the offset to the next sector in a multisector scan. In this case, the next sector address is generated by adding the Step Size to the current sector address.

Parameter 4, Field Length

Specifies the number of bytes to be compared (length of key). While the range of legal values is from 1 to 255, the field length specified should be evenly divisible into the sector length to prevent the key from being split at sector boundaries, if the multisector scan commands are used.

Scan Command Results

More detailed information about the completion of Scan Commands may be obtained by executing Read Special Register commands.

Read Special Register

Parame	ter		Re	sul	ts			
(Hex)								
06	The	sector	number	of	the	sector	in	which

- 06 The <u>sector number</u> of the sector in which the specified scan data pattern was located.
- MSB Count The number of 128 byte blocks remaining to be compared in the current sector when the scan data pattern was located. This register is decremented with each 128 byte block read.
- 13 LSB Count The number of bytes remaining to be compared in the current sector when the scan data pattern is located. This register is initialized to 128 and is decremented with each byte compared.

Commands That Process Special Data

Read ID

	A ₁	Ao	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do
CMD:	0	0	SEL 1	SEL 0	0	1	1	0	1	1
PAR0:	0	1	TRAC	TRACK ADDRESS						
PAR1:	0	1	0	0	0	0	0	0	0	0
PAR2:	0	1	NUME	BER OF I	D FIELI	OS				

The Read ID command transfers the specified number of ID fields into memory (beginning with the first ID field after Index). The CRC character is checked but not transferred.

Format Track

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	SEL 1	SEL 0	1	0	0	0	1.	1	
PARO:	0	1.	TRA	TRACK ADDRESS							
PAR1:	0	1	GAP	GAP 3 SIZE MINUS 6							
PAR2:	0	1	SECT	SECTOR LENGTH NO. OF SECTORS/TRACK							
PAR3:	0	1	GAP	5 SIZE	MINUS	6			L- No	ille.	
PAR4:	0	1	GAP	GAP 1 SIZE MINUS 6							

The format command can be used to initialize a disk track compatible with the IBM 3740 format. A Shugart "IBM Type" mini-floppy format may also be generated.

The Format command can be used to initialize a diskette, one track at a time. When format command is used, the program must supply ID fields for each sector on the track. During command execution, the supplied ID fields (track head sector addresses and the sector length) are written sequentially on the diskette. The ID address marks originate from the 8271 and is written automatically as the first byte of each ID field. The CRC character is written in the last two bytes of the ID field and is derived from the data written in the first five bytes. During the formating operation, the data field of each sector is filled with data pattern (E5)_H. The CRC, derived from the data pattern is also appended to the last byte.

NOTE:

- The parameter 2 (D₇-D₅) of the Format command specify sector length, the bits are coded the same way as in the Read Data commands.
- The programmable gap sizes (gap 3, gap 5, and gap 1) must be programmed such that 6 bytes are subtracted from the intended gap size i.e., if gap 1 is intended to be 16 bytes long, programmed length must be 16 - 6 = 10 bytes.

The following is the gap size and description summary:

Gap 1 Programmable

Gap 2 17 Bytes

Gap 3 Programmable

Gap 4 Variable

Gap 5 Programmable

The last six bytes of gaps 1,2,3 and 5 are (00)_H, all other bytes in the gaps are (FF)_H. The Gap 1,3 and 5 count specified by the user are the number of bytes of (FF)_H. Gap 4 is written until the leading edge of the index pulse. If a Gap 5 size of zero is specified, the Index Mark is not written.

IBM Format Implementation Summary

Track Format

The disk has 77 tracks, numbered physically from 00 to 76, with track 00 being the outermost track. There are logically 75 data tracks and two alternate tracks. Any two tracks may be initialized as bad tracks. The data tracks are numbered logically in sequence from 00 to 74, skipping over bad tracks.

Note: In IBM format track 00 cannot be a bad track.

Sector Format

Eack track is divided into 26, 15, or 8 sectors of 128, 256, or 512 bytes length respectively. The first sector is numbered 01, and is physically the first sector after the physical index mark. The logical sequence of the remaining sectors may be nonsequential physically. The location of these is determined at initialization by CPU software.

Each sector consists of an ID field and a data field. All fields are separated by gaps. The beginning of each field is indicated by 6 bytes of (00)_H followed by a one byte address mark.

Address Marks

Address Marks are unique bit patterns one byte in length which are used to identify the beginning of ID and Data fields. Address Mark bytes are unique from all other data

bytes in that certain bit cells do not contain a clock bit (all other data bytes have clock bits in every bit cell.) There are four different types of Address Marks used. Each of these is used to identify different types of fields.

Index Address Mark

The Index Address Mark is located at the beginning of each track and is a fixed number of bytes in front of the first sector.

ID Address Mark

The ID Address Mark byte is located at the beginning of each ID field on the diskette.

Data Address Mark

The Data Address Mark byte is located at the beginning of each non-deleted Data Field on the diskette.

Deleted Data Address Mark

The Deleted Data Address Mark byte is located at the beginning of each deleted Data Field on the diskette.

Address Mark Summary	Clock Pattern	Data Pattern
Index Address Mark	D7	FC
ID Address Mark	C7	FE
Data Address Mark	C7	FB
Deleted Data Address Mark	C7	F8
Bad Track ID Address Mark	C7	FE

ID Field

MARK	С	Н	R	N	CRC	CRC
------	---	---	---	---	-----	-----

C = Cylinder (Track) Address, 00-74

H = Head Address

R = Record (Sector) Address, 01-26

N = Record (Sector) Length, 00-02

Note: Sector Length = 128×2^{N} bytes

CRC = 16 Bit CRC Character (See Below)

Data Field

	THE RESIDENCE OF THE PARTY		
MARK	DATA	CRC	CRC

Data is 128, 256, or 512 bytes long.

Note: All marks, data, ID characters and CRC characters are recorded and read most significant bit first.

CRC Character

The 16-bit CRC character is generated using the generator polynominal $X^{16} + X^{12} + X^5 + 1$, normally initialized to (FF)_H. It is generated from all characters (except the CRC in the ID or data field), including the data (not the clocks) in the address mark. It is recorded and read most significant bit first.

Bad Track Format

The Bad Track Format is the same as the good track format except that the bad track ID field is initialized as follows:

$$C = H = R = N = (FF)_H$$




FIGURE 6. TRACK FORMAT

Clock Clock Clock Missing Clock Data "1" Data "1" Data "1" Data "1" Data "1" Data "1"

 $T_F = Full Bit Time = Nominally 4\mu s$ $T_{LL} = Half Bit Time = Nominally 2\mu s$

References

"The IBM Diskette for Standard Data Interchange", IBM Document GA21-9182-0. "System 32", Chapter 8, IBM Document GA21-9176-0.

Data Track Gap Lengths

Data Field Length (Bytes)	Gap 1	Gap 2*	Gap 3*	Gap 4**	Gap 5
128	32	17	33	274	46
256	32	17	48	197	46
512	32	17		Binnes	46

*Nominal after data written.


**Nominal after initialization.

Notes:

- 1. L is the gap length in bytes.
- 2. SYNC consists of six bytes of (00)H.
- 3. All other bytes in the gaps are (FF)H.
- All gaps except Gap 4 are fixed at initialization. Gap 3 length is nominal after writing data.

format in the following ways:

- Gap 5 and the Index Address mark have been eliminated.
- 2. There are fewer sectors/track.



Mini-Floppy Gaps

Gap 1 = 16 bytes of FF_H followed by six bytes of zeros. Gap 2 = 11 bytes of FF_H followed by six bytes of zeros. Gap 3 = size is a function of the record size. For 128 byte records Gap 3 = 27 bytes of FF_H followed by six bytes of zeros.

Gap 4 is a final gap and is whatever is left over.

The ID field, address marks and CRC used are the same as in the standard disk format.




FIGURE 7. 8271 SYSTEM DIAGRAM

8271 Scan Command Example

Assume there are only 2 records on track 0 with the following data:

Record 01: 01 02 03 04 05 06 07 08 000....00 Record 02: 01 02 AA 55 00 00 00 0000

	Field [1]	Starting	# of	achientinede	Completion	Spec	ial Reg	gisters [4]	briggt to Gray as i
Command		Sector # Sectors	Key ^[2]	Code ^[3]	R06	R14	R13	Comment	
* SCAN EQ	2	1	1	01,02	SME	01	0	127D	Met in first field
SCAN EQ	2	1	1	02,03	SNM	X	X	X	Not met
SCAN EQ	2	1	1	FF ⁽⁵⁾ ,05	SNM	X	X	X	Not met with don't care
* SCAN EQ	2	1	1	FF ^[5] ,06	SME	01	0	123D	Met with don't care
* SCAN EQ	2	1	2	AA,55	SME	02	0	125D	Met in Record 02
* SCAN EQ	2	2	1	01,02	SME	02	0	127D	Starting sector ≠ 1
* SCAN EQ	4	1	1	05,06,07,08	SME	01	0	121D	Field, Key length = 4
* SCAN GEQ	4	tint4	1 1 1 1 1	05,06,07,08	SME	01	0	121D	GEQ-SME
* SCAN GEQ	4	sho1	1 1	05,04,07,08	SMNE	01	0	121D	GEQ-SMNE
* SCAN GEQ	4	1	2	00,03,AA,44 [6]	SNM	X	X	X	GEQ-SNM
* SCAN LEQ	4	1.	1	01,03,FF,04	SMNE	01	0	125D	LEQ-SMNE
* SCAN LEQ	4	1	1	01,02,FF,04	SME	01	0	125D	LEQ-SME

NOTES:

- Field Length Each record is partitioned into a number of fields equal to the record size divided by the field length.
 Note that the record size should be evenly divisable by the field length to insure proper operation of multi record scan. Also, maximum field length = 256 bytes.
- Key The key is a string of bytes located in the user system memory. The key length should equal the field length.
 By programming the 8257 DMA Controller into the auto load mode, the key will be recursively read in by the chip (once per field).
- 3. Completion Code Shows how Scan command was met or not met.

SNM — SCAN Not Met — 0 0 (also Good Complete) SME — SCAN Met Equal — 0 1

SMNE — SCAN Met Not Equal — 1 0

4. Special Registers

R06 — This register contains the record number where the scan was met.

R14 — This register contains the MSB count and is decremented every 128 characters

Length (ℓ) (D7-D5 of PAR 2)	Record Size	R14 = 2 l - 1 (Initialize at Beginning of Record)
000	128 Bytes	0
001	256 Bytes	1
010	512 Bytes	3
011	1024 Bytes	7
•	•	
•	•	•
•	•	• .

- R13 This register contains a modulo 128 LSB count which is initialized to 128 at beginning of each record. This count is decremented after each character is compared except for the last character in a pattern match situation.
- 5. The FFH character in the key is treated as a don't care character position.
- The Scan comparison is done on a byte by byte basis. That is, byte 1 of each field is compared to byte 1 of the key, byte 2 of each field is compared to byte 2 of the key, etc.

ABSOLUTE MAXIMUM RATINGS*

 *COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5.0V \pm 5\%$

Symbol	Ma Dabi G Parameter 10	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	Volts	P DSD MADE
VIH	Input High Voltage	2.0	$(V_{CC} + 0.5)$	Volts	THE PERSONAL PROPERTY.
VoL	Output Low Voltage	THE HUND	0.45	Volts	I _{OL} =2.0mA
Vон	Output High Voltage	2.4		Volts	$I_{OH} = -200 \mu A$
liL	Input Load Current		±10	μΑ	VIN = VCC to 0V
loz	Off-State Output Current		±10	μΑ	Vout = Vcc to 0V
Icc	Vcc Supply Current	of laupustients	160	mA	n rigas — riignau avar-

CAPACITANCE

TA = 25°C; VCC = GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	t _c = 1MHz
CI/O	I/O Capacitance	Jam sa sand 301 yawa	w Habé afil ales betranieusañ	20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5.0V \pm 5\%$

Read Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tac	Select Setup to RQ	0	journal and the second	ns	9
tca	Select Hold from RD	0	and the same	ns	-90
trr	RD Pulse Width	250		ns	
tad	Data Delay from Address		200	ns	- 200 FF-10
tRD	Data Delay from RD		150	ns	C _L = 150pF
t _{DF}	Output Float Delay	20	100	ns	C _L = 20pF for Minimum; 150pF for Maximum

Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tac	Select Setup to WR	0		ns	www.
tca	Select Hold from WR	0		ns	
tww	WR Pulse Width	250		ns	and other
tow	Data Setup to WR	150		ns	
two	Data Hold from WR	-20		ns	

DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tca	Request Hold from WR or RD				
	(for Non-Burst Mode)	1	150	ns	DRG

Other Timing

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{RSTW}	Reset Pulse Width	10		tcy	
tr	Input Signal Rise Time		20	ns	
t _f	Input Signal Fall Time		20	ns	
t _{RSTS}	Reset to First IOWR	2		tcy	THE PARTY OF THE P
t _{CY}	Clock Period	250			See Note 3
tcL	Clock Low Period		7		See Note 2
tcH	Clock High Period		None of the second		See Note 2

Notes


1. All timing measurements are made at the following reference voltages unless specified otherwise:

Input "1" at 2.0V, "0" at 0.8V Output "1" at 2.0V, "0" at 0.8V


- 2. To be specified
- 3. Standard Floppy: T_{CY} = 250ns \pm 0.4% Mini-Floppy: T_{CY} = 500ns \pm 0.4%

WAVEFORMS


Read Waveforms



Write Waveforms



DMA Waveforms







FIGURE 8. WRITE DATA

F(MINIMUM FULL BIT-CELL) > 8t_{CY} + t_{CY} = 250ns + t_{CY} = 500ns + 0, usec + 1.0 usec + 2.0 usec +


FIGURE 9. READ DATA

- * Standard flexible disk drive timing.
- ** Mini-floppy timing.



ATAM TRIBW A BRUDIS

FIGURE 10. SINGLE-SHOT DATA SEPARATOR



ATAO GARR 8 SECON

FIGURE 11. PLO DATA SEPARATOR




8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER

- HDLC/SDLC Compatible
- Frame Level Commands
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Transfers
- Two User Programmable Modem Control Ports
- Automatic FCS (CRC) Generation and Checking

- Programmable NRZI Encode/Decode
- N-Bit Reception Capability
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8080/8085 CPUs
- Single + 5V Supply
- 40-Pin Package

The Intel® 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/C-CITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS-85™. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.



A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware an important application.

Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more that fifteen consecutive ones, the station goes into an IDLE state.

Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three

types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

Frame Characteristics

An important characteristic of a frame is that its contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system - it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true fullduplex nature of the HDLC/SDLC protocols.

In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

References

IBM Synchronous Data Link Control General Information, IBM, GA27-3093-1.

Standard Network Access Protocol Specification, DATAPAC, Trans-Canada Telephone System CCG111

Recommendation X.25, ISO/CCITT March 2, 1976.

IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA 27-3098-0

Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715

IBM Introduction to Teleprocessing, IBM, GC 20-8095-02

System Network Architecture, Technical Overview, IBM, GA 27-3102 System Network Architecture Format and Protocol, IBM GA 27-3112

OPENING	ADDRESS	CONTROL	INFORMATION	FRAME CHECK	CLOSING
FLAG (F)	FIELD (A)	FIELD (C)	FIELD (I)	SEQUENCE (FCS)	FLAG (F)
01111110	8 BITS	3 BITS	VARIABLE LENGTH (ONLY IN I FRAMES)	16 BITS	01111110

Figure 1. Frame Format

FUNCTIONAL DESCRIPTION General

The Intel® 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications. In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zerobit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit. The 8273 recognizes and can generate flags (01111110), Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

Hardware Description

The 8273 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name (No.)	1/0	Description
Vcc (40)	RLED	+5V Supply
GND (20)		Ground
RESET (4)	1	A high signal on this pin will force the 8273 to an idle state. The 8273
		will remain idle until a command is issued by the CPU. The modem interface output signals are forc-
		ed high. Reset must be true for a
And the second		minimum of 10 TCY.
CS (24)	1	The RD and WR inputs are enabled by the chip select input.
DB ₇ -DB ₀ (19-12)	1/0	The Data Bus lines are bidirectional three-state lines which in-
		terface with the system Data Bus.
WR (10)	1	The Write signal is used to control the transfer of either a command or data from CPU to the 8273.
RD (9)	1	The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU.
TxINT (2)	0	The Transmitter interrupt signal indicates that the transmitter logic requires service.
RxINT (11)	0	The Receiver interrupt signal indicates that the Receiver logic requires service.

TxDRQ (6)	0	Requests a transfer of data between memory and the 8273 for a transmit operation.
RxRDQ (8)	0	Requests a transfer of data between the 8273 and memory for a receive operation.
TxDACK (5)	ml MFI Monte	The Transmitter DMA acknow- ledge signal notifies the 8273 that the TxDMA cycle has been granted.
RxDACK (7)	ote	The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.
A ₁ -A ₀ (22-21)	one one	These two lines are CPU Interface Register Select lines.
TxD (29)	0	This line transmits the serial data to the communication channel.
TxC (28)	1	The transmitter clock is used to synchronize the transmit data.
RxD (26)	he	This line receives serial data from the communication channel.
RxC (27)	1	The Receiver Clock is used to synchronize the receive data.
32X CLK (25)	1	The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used).
DPLL (23)	0	Digital Phase Locked Loop out- put can be tied to RxC and/or TxC when 1X clock is not avail- able. DPLL is used with 32X CLK.
FLAG DET (1)	0	Flag Detect signals that a flag (01111110) has been received by an active receiver.
RTS (35)	0	Request to Send signals that the 8273 is ready to transmit data.
CTS (30)	1	Clear to Send signals that the modem is ready to accept data from the 8273.
CD (31)	1	Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.
PA ₂₋₄ (32-34)	-1	General purpose input ports. The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.
PB ₁₋₄ (36-39)	0	General purpose output ports. The CPU can write these output lines through Data Bus Buffer.

I A square wave TTL clock.

CLK (3)

The CPU interface is optimized for the MCS-80/85™ bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via $\overline{\text{CS}}$, A_1 , A_0 , $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals and two independent data registers for receive data and transmit data. A_1 , A_0 are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals may be driven by the 8228 $\overline{\text{I/OR}}$ and $\overline{\text{I/OW}}$. The table shows the seven register select decoding:

Address	Inputs	Control Logic Inputs		
A1 A0		CS • RD	CS • WR	
0	0	Status	Command	
0	1	Result	Parameter	
1	0	TxINT Result	Test Mode	
1	1	RxINT Result	1637 A.I	




Figure 2. 8273 Block Diagram Showing CPU Interface Functions

Command

Operations are initiated by writing an appropriate command in the Command Register.

Parameter

Parameters of commands that require additional information are written to this register.

Result

Contains an immediate result describing an outcome of an executed command.

Transmit Interrupt Result

Contains the outcome of 8273 transmit operation (good/bad completion).

Receive Interrupt Result

Contains the outcome of 8273 receive operation (good/bad completion), followed by additional results which detail the reason for interrupt.

Status

The status register reflects the state of the 8273 CPU Interface

DMA Data Transfers

The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

TxDRQ: Transmit DMA Request

Requests a transfer of data between memory and the 8273 for a transmit operation.

TxDACK: Transmit DMA Acknowledge

The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted.

RxDRQ: Receive DMA Request

Requests a transfer of data between the 8273 and memory for a receive operation.

RxDACK: Receive DMA Acknowledge

The RxDACK signal notifies the 8273 that a receive DMA cycle has been granted.

RD, WR: Read, Write

The \overline{RD} and \overline{WR} signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data block lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST. DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by the status word.


Modem Interface

The 8273 Modem interface provides both dedicated and user defined modem control functions. All the signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic CTS, CD monitoring and RTS generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.

It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when $\overline{\text{CTS}}$ (Pin 30) is a physical zero (logical one).

Port A - Input Port

During operation, the 8273 interrogates input pins $\overline{\text{CTS}}$ (Clear to Send) and $\overline{\text{CD}}$ (Carrier Detect). $\overline{\text{CTS}}$ is used to condition the start of a transmission. If during transmission $\overline{\text{CTS}}$ is lost the 8273 generates an interrupt. During reception, if $\overline{\text{CD}}$ is lost, the 8273 generates an interrupt.



The user defined input bits correspond to the 8273 PA₄, PA₃ and PA₂ pins. The 8273 does not interrogate or manipulate these bits.




Figure 3. 8273 Block Diagram Showing Control Logic Functions

Port B - Output Port

During normal operation, if the CPU sets $\overline{\text{RTS}}$ active, the 8273 will not change this pin; however, if the CPU sets $\overline{\text{RTS}}$ inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.



The user defined output bits correspond to the state of PB₄-PB₁ pins. The 8273 does not interrogate or manipulate these bits.

Serial Data Logic

The Serial data is synchronized by the user transmit (\overline{TxC}) and receive (\overline{RxC}) clocks. The leading edge of \overline{TxC} generates new transmit data and the trailing edge of \overline{RxC} is used to capture receive data. The NRZI encoding/decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input

circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect sample timing by the external circuitry. The user may select to substitute the TxC pin for the RxC input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of TxC and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.




Figure 4. Transmit/Receive Timing

Asynchronous Mode Interface

Although the 8273 is fully compatible with the HDLC/SDLC communication line protocols, which are primarily designed for synchronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission

guarantees that within a frame, data transitions will occur at least every five bit times — the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.

Digital Phase Locked Loop

In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this 32X CLK and the 8273 DPLL supplies a sample pulse nominally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the 32X CLK, these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in quadrant A1, it is apparent that the DPLL sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at T = (Tnominal - 2 counts) = 30 counts of the 32X CLK to move the sample pulse "B" toward the nominal center of the next bit cell. A data edge occuring in quadrant B1 would cause a smaller adjustment of phase with T = 31 counts of the 32X CLK. Using this technique the DPLL pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.







Figure 5. DPLL Sample Timing



Asynchronous Modems — Duplex or Half Duplex Operation



Asynchronous — No Modems -- Duplex or Half Duplex



SDLC Loop

The DPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any secondary station finding its address in the A field captures the frame for action at that station. All received frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The DPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.





Figure 6. SDLC Loop Application

PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85 system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$ pins, while the A₁, A₀ select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:



The Command Phase

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

Status Register

The status register contains the status of the 8273 activity. The description is as follows.

Bit 7 CBSY (Command Busy)

Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.




Figure 7. Command Phase Flowchart

Bit 6 CBF (Command Buffer Full)

Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.

Bit 5 CPBF (Command Parameter Buffer Full)

CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.

Bit 4 CRBF (Command Result Buffer Full)

Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.

Bit 3 RxINT (Receiver Interrupt)

RxINT indicates that the receiver requires CPU attention. It is identical to RxINT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

Bit 2 TxINT (Transmitter Interrupt)

The TxINT indicates that the transmitter requires CPU attention. It is identical to TxINT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

Bit 1 RxIRA (Receiver Interrupt Result Available)

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxIRA register. It is reset after the CPU has read the RxIRA register.

Bit 0 TxIRA (Transmitter Interrupt Result Available)

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxIRA register. It is reset when the CPU has read the TxIRA register.

The Execution Phase

Upon accepting the last parameter, the 8273 enters into the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is elliminated in this phase if the system utilizes DMA for the data transfers, otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxINT and RxINT pins, for each data byte request.

The Result Phase

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated by:

- 1. The successful completion of an operation
- 2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:

- 1. An Immediate Result
- 2. A Non-Immediate Result




Figure 8. Rx Interrupt Result Byte Format





Figure 10. Tx Interrupt Result Byte Format

Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information (CTS, CD, RTS, etc.) that the network software needs to make quick operational decisions.


A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register; all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register TxI/R or Rx Interrupt Result Register RxI/R. The result may consist of a one-byte interrupt code indicating the condition for the interrupt and, if required, one or more bytes which detail the condition.

Tx and Rx Interrupt Result Registers

The Result Registers have a result code, the three high order bits D_7 - D_5 of which are set to zero for all but the receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.



RESULT PHASE FLOWCHART — INTERRUPT RESULTS



RESULT PHASE FLOWCHART — IMMEDIATE RESULTS

Figure 9. Rx Interrupt Service

DETAILED COMMAND DESCRIPTION

General

The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These frame-level commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

HDLC Implementation

HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications, Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode.

Initialization Set/Reset Commands

These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask)

Set One-Bit Delay (CMD Code A4)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
CMD:	0	0	1	0	1	0	0	1	0	0.
PAR:	0	1	1	0	0	0	0	0	0	0

When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

Reset One-Bit Delay (CMD Code 64)

	A ₁	A ₀	D ₇	D ₆	05	D ₄	D ₃	D ₂	D	0
CMD:										
PAR:	0	1	0	1	1	1	1	1	1	1

The 8273 stops the one bit delayed retransmission mode.

Set Data Transfer Mode (CMD Code 97)

	A ₁	Ao	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D	Do
CMD:										
PAR:	0	1	0	0	0	0	0	0	0	1


When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

Reset Data Transfer Mode (CMD Code 57)

	A ₁	A ₀	D ₇	D ₆	D ₅	D_4	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	0	1	0	1	1	1
PAR:	0	1	1	1	1	1	1	1	1	0

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.

Set Operating Mode (CMD Code 91)



Reset Operating Mode (CMD Code 51)

	A ₁					D ₄				
CMD:	0	0	0	1	0	1	0	0	0	1
PAR:	0	1	1	1	H	81		38	E VI	leio

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

(D5) HDLC Mode

In HDLC mode, a bit sequence of seven ones (01111111) is interpreted as an abort character. Otherwise, eight ones (011111111) signal an abort.

(D4) EOP Interrupt Mode

In EOP interrupt mode, an interrupt is generated whenever an EOP character (01111111) is detected by an active receiver. This mode is useful for the implementation of an SDLC loop controller in detecting the end of a message stream after a loop poll.

(D3) Transmitter Early Interrupt Mode (Tx)

The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

(D2) Buffered Mode

If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

(D1) Preframe Sync Mode

If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame.

To guarantee sixteen line transitions, the 8273 sends two bytes of data (00)_H if NRZI is set or data (55)_H if NRZI is not set

(D0) Flag Stream Mode


If this bit is set to a one, the following table outlines the operation of the transmitter.

TRANSMITTER STATE	ACTION
Idle	Send Flags immediately.
Transmit or Transmit- Transparent Active	Send Flags after the transmission complete
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

If this bit is reset to zero the following table outlines the operation of the transmitter.

TRANSMITTER STATE	ACTION
IDLE	Send Idles on next character boundary.
Transmit or Transmit- Transparent Active	Send Idles after the transmission is complete.
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

Set Serial I/O Mode (CMD Code A0)



Reset Serial I/O Mode (CMD Code 60)

This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do
CMD:	0	0	0	1	1	0	0	0	0	0
PAR:	0	1	1	1	1	1	1	this	18	1 9

(D2) Loop Back

If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.

(D1) TxC → RxC

If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

(D0) NRZI Mode

If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

Reset Device Command

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
TMR:	1	0	0	0	0	0	0	0	0	1
TMR:	1	0	0	0	0	0	0	0	0	0

An 8273 reset command is executed by outputing a (01)_H followed by (00)_H to the test mode register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset pin.

- The modem control signals are forced high (inactive level).
- 2. The 8273 status register flags are cleared.
- Any commands in progress are terminated immediately
 - 4. The 8273 enters an idle state until the next command is issued.
 - The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
 - 6. The device assumes a non-loop SDLC terminal role.

Receive Commands of a season efficiency of the period of the season of t

The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

General Receive (CMD Code C0)

General receive is a receive mode in which frames are received regardless of the contents of the address field.

	A ₁	A ₀	D_7	D_6	D_5	D_4	D_3	D_2	D ₁	D ₀	
CMD:	0	0	1	1	0	0	0	0	0	0	
PAR:	0	1		LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1		ST SI				TE O	FRE	CEIVE	

NOTES:

- If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
- If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
- The frame check sequence (FCS) is not transferred to memory.
- Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
- In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
- The 8273 receiver is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
- 7. The intervening ABORT character between a final flag and an IDLE does not generate an interrupt.
- If an ABORT Character is not preceded by a flag and is followed by an IDLE, an interrupt will be generated for the ABORT followed by an IDLE interrupt one character time later. The reception of an ABORT will disable the receiver.

Selective Receive (CMD Code C1)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	0	0	0	1.0	
PAR:	0	1				FICA				HE	
PAR:	0	1		MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							
PAR:	0	1		RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)							
PAR:	0	1			E FR	AME A	ADD	RESS	MAT	СН	

Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

Selective Loop Receive (CMD Code C2)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
CMD:	0	0	1	1	0	0	0	0	1	0		
PAR:	0	0			SIGNI E BU					HE		
PAR:	0	1		MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)								
PAR:	0	1		RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)								
PAR:	0	1			E FR		ADDF	RESS	MAT	СН		

Selective loop receive operates like selective receive except that the transmitter is placed in flag stream mode automatically after detecting an EOP (01111111) following a valid received frame. The one bit delay mode is also reset at the end of a selective loop receive.

Receive Disable (CMD Code C5)

Terminates an active receive command immediately.

		A ₀									
CMD:	0.	0	1	1	0	0	0	1	0	1	3
PAR:			drain	Long	100	03 m				1000	

Transmit Frame (CMD Code C8)

	A ₁	A ₀	D ₇	D ₆	D_5	D ₄	D_3	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	0	0	0	
PAR:	0	1			IGNI		NT B L0)	YTE	OF		101
PAR:	0	1			GNIF		IT BY	TE O	F		
PAR:	0	1	AD	DRES	S FI	ELD (OF TE	RANS	MITE	RAME	(A)
PAR:	0	1	CO	NTRO	L FI	ELD (OF TE	RANS	MIT	FRAME	(C)

Transmits one frame including: initial flag, frame check sequence, and the final flag.

If the buffered mode is specified, the L0, L1, frame length provided as a parameter is the length of the information field and the address and control fields must be input. In unbuffered mode the frame length provided must be the length of the information field plus two and the address and control fields must be the first two bytes of data. Thus only the frame length bytes are required as parameters.

Loop Transmit (CMD Code CA)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D_0	
CMD:	0	0	1	1	0	0	1	0	1	0	18
PAR:	0	1		AST S				YTE	OF	98	JE
PAR:	0	1		ST SI AME				TE O	F	avie.	191
PAR:	0	1	ADD	DRES	SFIE	LD O	F TR	ANSN	IIT F	RAME	(A)
PAR:	0	1	CON	TRO	L FIE	LD 0	FTR	ANSN	/IT F	RAME	(C)

Transmits one frame in the same manner as the transmit frame command except:

- This command should be given only in one-bit delay mode.
- If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
- 3. If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode.
- 4. At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

CMD:	0	0	1	1	0	0	1	0	0	1
PAR:	0	1			IGNI			YTE (OF	
PAR:	0	1			GNIF			TE O	F	

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

Abort Transmit Commands

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

Abort Transmit Frame (CMD Code CC)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	1	0	0	
PAR:	NON	VE						A IT		- this	

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Abort Loop Transmit (CMD Code CE)



After a flag is transmitted the transmitter reverts to one bit

Abort Transmit Transparent (CMD Code CD)

										D ₀
CMD:	0	0	1	1	0	0	1	1	0	1
DAD.	100							17		

The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Modem Control Commands

The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

Read Port A (CMD Code 22)




Read Port B (CMD Code 23)



Set Port B Bits (CMD Code A3)

This command allows user defined Port B pins to be set.



(D₅) Flag Detect

This bit can be used to set the flag detect pin. However, it will be reset when the next flag is detected.

(D4-D1) User Defined Outputs


These bits correspond to the state of the PB₄-PB₁ output pins.

(Do) Request to Send

This is a dedicated 8273 modem control signal, and reflects the same logical state of RTS pin.

Reset Port B Bits (CMD Code 63)

This command allows Port B user defined bits to be reset.



This command allows Port B (D_4-D_1) user defined bits to be reset. These bits correspond to Output Port pins (PB_4-PB_1) .

8273 Command Summary

Command Description	Command (HEX)	Parameter	Results	Result Port	Completion Interrupt
Set One Bit Delay	A4	Set Mask	None	_	No
Reset One Bit Delay	64	Reset Mask	None	-	No
Set Data Transfer Mode	97	Set Mask	None	_	No
Reset Data Transfer Mode	57	Reset Mask	None	_	No
Set Operating Mode	91	Set Mask	None	_	No
Reset Operating Mode	51	Reset Mask	None	_	No
Set Serial I/O Mode	A0	Set Mask	None	_	No
Reset Serial I/O Mode	60	Reset Mask	None	roll of a second in the	No
General Receive	C0	B0,B1	IC,R0,R1,A,C	RXI/R	Yes
Selective Receive	C1	B0,B1,A1,A2	IC,R0,R1,A,C	RXI/R	Yes
Selective Loop Receive	C2	B0,B1,A1,A2	IC,R0,R1,A,C	RXI/R	Yes
Receive Disable	C5	None	None	-	No
Transmit Frame	C8.	L0,L1,A,C	IC	TXI/R	Yes
Loop Transmit	CA	L0,L1,A,C	IC	TXI/R	Yes
Transmit Transparent	C9	L0,L1	IC	TXI/R	Yes
Abort Transmit Frame	СС	None	IC	TXI/R	Yes
Abort Loop Transmit	CE	None	IC	TXI/R	Yes
Abort Transmit Transparent	CD	None	IC	TXI/R	Yes
Read Port A	22	None	Port Value	Result	No
Read Port B	23	None	Port Value	Result	No
Set Port B Bit	A3	Set Mask	None	-	No
Reset Port B Bit	63	Reset Mask	None	-	No

8273 Command Summary Key

- B0 Least significant byte of the receive buffer length.
- B1 Most significant byte of the receive buffer length.
- L0 Least significant byte of the Tx frame length.
- L1 Most significant byte of the Tx frame length.
- A1 Receive frame address match field one.
- **A2** Receive frame address match field two.
- Address field of received frame. If non-buffered mode is specified, this result is not provided.
- C Control field of received frame. If non-buffered mode is specified this result is not provided.
- RXI/R Receive interrupt result register.
- TXI/R Transmit interrupt result register.
- R0 Least significant byte of the length of the frame received.
- R1 Most significant byte of the length of the frame received.
- IC Interrupt result code (see table).




Figure 12. Typical Frame Reception




Figure 13. Typical Frame Transmission




Figure 14. 8273 System Diagram

8273

Ambient Temperature Under Bias 0°C to 70°C	
Storage Temperature65° C to +150° C	
Voltage on Any Pin With	
Respect to Ground0.5V to +7V	
Power Dissipation 1 Watt	

Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5.0V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	Volts	
VIH	Input High Voltage	2.0	Vcc + 0.5	Volts	
VoL	Output Low Voltage		0.45	Volts	I _{OL} =2.0mA
Vон	Output High Voltage	2.4		Volts	I _{OH} = -200μA
IIL	Input Load Current		±10	μΑ	VIN = VCC to 0V
loz	Off-State Output Current		±10	μΑ	Vout = Vcc to 0V
Icc	Vcc Supply Current		160	mA	

CAPACITANCE

TA = 25°C; VCC = GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	t _c = 1MHz
CI/O	I/O Capacitance	200	2/1	20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5.0V \pm 5\%$

Read Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tac	Select Setup to RQ	0		ns	To the die
tca	Select Hold from RD	0	-	ns	
trr	RD Pulse Width	250		ns	
tad	Data Delay from Address	he shows a second or	200	ns	
tRD	Data Delay from RD	1	150	ns	C _L = 150pF
t _{DF}	Output Float Delay	20	100	ns	C _L = 20pF for Minimum; 150pF for Maximum

Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tac	Select Setup to WR	0		ns	
tca	Select Hold from WR	0		ns	1018-00 000 000 000 000 000 000 000 000 000
tww	WR Pulse Width	250		ns	
tow	Data Setup to WR	150		ns	
two	Data Hold from WR	-20		ns	-4-4

DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tcq	Request Hold from WR or RD		150	ns	emeta sij


Other Timing

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t RSTW	Reset Pulse Width	10		tcy	
tr	Input Signal Rise Time		20	ns	- 17 15 15 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1
tf	Input Signal Fall Time		20	ns	
t RSTS	Reset to First IOWR	2	¥	tcy	Alican EN
t CY	Clock	250			Note 3
tcL	Clock Low	T _{BS}			Note 2
tcH	Clock High	T _{BS}			Note 2
tDCL	Data Clock Low				
tDCH	Data Clock High	200		ns	
tDCY	Data Clock	15625		ns	Note 3
tTD	Transmit Data Delay		100	ns	
tos	Data Setup Time	100		ns	
tDH	Data Hold Time	0		ns	
topll	DPLL Output Low	200		ns	
tFLD	FLAG DET Output Low	8·t _{cv} ±50		ns	


NOTES:

- All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V Output "1" at 2.0V, "0" at 0.8V
- 2. To be specified.
- 3. 64K baud maximum operating rate.







Write Waveforms




DMA Waveforms




Transmit Data Waveforms




Receive Data Waveforms



DPLL Output Waveform



Flag Detect Output Waveform



8275 PROGRAMMABLE CRT CONTROLLER

- Programmable Screen and Character Format
- 6 Independent Visual Field Attributes
- 11 Visual Character Attributes (Graphic Capability)
- **■** Cursor Control (4 Types)
- Light Pen Detection and Registers

- Fully MCS-80TM and MCS-85TM Compatible
- Dual Row Buffers
- Programmable DMA Burst Mode
- Single + 5V Supply
- 40-Pin Package

The Intel® 8275 Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel® microcomputer systems. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.

PIN CONFIGURATION **BLOCK DIAGRAM** 40 VCC LC3 LC2 39 LA0 38 LA1 LC1 3 CHARACTER - CCLK LCO [37 LTEN COUNTER DRQ [36 RVV (2) 80 × 8 ROW BUFFERS DACK [35 VSP HRTC [34 GPA1 VRTC [33 GPA0 BUFFFR BUFFFF RD 0 32 HLGT DATA INPUT OUTPUT CC0-6 BUS WR □ 10 31 | IRQ ONTROL CONTROL LER 30 CCLK LPEN [29 CC6 DB₀ 🗆 12 (2) 16 × 7 DB1 13 28 CC5 FIFOs DB₂ 27 CC4 26 CC3 DB₃ 15 DRO -⇒ LC₀₋₃ DB4 16 25 CC2 DACK DB5 17 24 CC1 IRQ -DB6 18 23 CCn ROW DB7 🗆 19 22 | CS GND [20 21 A0 WRITE/ DMA LAn-1 WR HRTC VRTC HLGT CONTROL RASTER TIMING RVV LTEN VSP VIDEO CONTROL PIN NAMES GPA0-1 LC0-3 LINE COUNTER OUTPUTS DMA REQUEST OUTPUT LINE ATTRIBUTE OUTPUTS LIGHT PEN REGISTERS DMA ACKNOWLEDGE INPUT HRTC HORIZONTAL RETRACE OUTPUT - LPEN INTERRUPT REQUEST OUTPUT VRTC VERTICAL RETRACE OUTPUT READ STRORE INPUT HIGT HIGHLIGHT OUTPUT WRITE STROBE INPUT REVERSE VIDEO OUTPUT RVV REGISTER ADDRESS INPUT LIGHT ENABLE OUTPUT LTEN CHIP SELECT INPUT VIDEO SUPPRESS OUTPUT CHARACTER CLOCK INPUT GENERAL PURPOSE ATTRIBUTE OUTPUTS

CHARACTER CODE OUTPUTS

LIGHT PEN INPUT

DACK

IRO

RD

WR

Ao

PIN DESCRIPTIONS

Pin #	Pin Name	e I/O		Pin D	escrip	tion	
1 2 3 4	LC ₃ LC ₂ LC ₁ LC ₀	0	Line count, er which is generator for screen.	used to	addre	ss the c	haracter
5	DRQ	0	DMA reques				
6	DACK	I	DMA acknown the 8257 DM that the recognanted.	VIA cor	ntroller	acknow	wledging
7	HRTC	0	Horizontal ris active du zontal retra od the VS	ring to ce inte P out	he pro rval. D put is	gramm uring t	ed hori- his peri-
8	VRTC	0	Vertical retractive during retrace intervSP output put is low.	g the	progra Juring	ammed this pe	vertical riod the
9	RD	1	Read input, registers.	. А с	ontrol	signal	to read
10	WR	1	Write input commands i write data in DMA cycle.	nto th	e cont	rol reg	isters or
11	LPEN	1	Light pen. system signi has been det	fying			
12 13 14 15 16	DB ₀ DB ₁ DB ₂ DB ₃ DB ₄	1/0	Bi-directions The outputs the C or P po	are er			read of
17	DB ₅						
19	DB ₇						
20	Ground		Ground				

_	# Pin Na	ime i/	
40	VCC		+5V power supply
39 38	LA ₀ LA ₁		Line attribute codes. These attribute codes have to be decoded externally by the dot/timing logic to generate the horizontal and vertical line combinations for the graphic displays specified by the character attribute codes.
37	LTEN	0	enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at positions specified by attribute codes.
36	RVV	0	Reverse video. Output signal used to indicate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.
35	VSP	0	Video suppression. Output signal used to blank the video signal to the CRT. This output is active:
			 during the horizontal and vertical re- trace intervals.
			 at the top and bottom lines of rows is underline is programmed to be number 8 or greater.
			 when an end of row or end of screer code is detected.
			 When a DMA underrun occurs.
			 at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for character and field attributes) – to create blinking displays as specified by cursor, character attribute, or field attribute programming
34	GPA ₁ GPA ₀	0	General purpose attribute codes. Out puts which are enabled by the genera purpose field attribute codes.
32	HLGT	0	Highlight. Output signal used to intensify the display at particular positions on the screen as specified by the character attribute codes or field attribute codes.
31	IRQ	0	Interrupt request.
30	CCLK	1	Character clock (from dot/timing logic).
29 28 27 26 25	CC ₆ CC ₅ CC ₄ CC ₃ CC ₂	0	Character codes. Output from the row buffers used for character selection in the character generator.
24	CC ₁		
23	cc ₀	1	Chip select. The read and write are en-
21	A ₀	1	abled by CS. Port address. A high input on A ₀ selects the "C" port or command registers and a low input selects the "P" port or parameter registers
			eter registers.

FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

A ₀	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

RD (Read)

A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275.

WR (Write)

A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275.

CS (Chip Select)

A "low" on this input selects the 8275. No reading or writing will occur unless the device is selected. When $\overline{\text{CS}}$ is high, the Data Bus in the float state and $\overline{\text{RD}}$ and $\overline{\text{WR}}$ will have no effect on the chip.

DRQ (DMA Request)

A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

DACK (DMA Acknowledge)

A ''low'' on this input informs the 8275 that a DMA cycle is in progress.

IRQ (Interrupt Request)

A "high" on this output informs the CPU that the 8275 desires interrupt service.




Figure 1. 8275 Block Diagram Showing Data Bus Buffer and Read/Write Functions

A ₀	RD	WR	CS	
0	0	1	0	Write 8275 Parameter
0	1	0	0	Read 8275 Parameter
1	0	1	0	Write 8275 Command
1	1	0	0	Read 8275 Status
X	1	1	0	Three-State
X	X	X	1	Three-state

Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Light Pen Registers

The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA_{0-1} (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA_{0-1} (General Purpose Attribute) outputs.

Row Buffers

The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.




Figure 2. 8275 Block Diagram Showing Counter and Register Functions

FIFOs

There are two 16 character FIFOs in the 8275. They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An "End of Screen—Stop DMA" special code will cause the Buffer Input Controller to stop further DMA requests. A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLT output.)

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matrix decoding. Dot level timing must be provided by external circuitry.




Figure 3. 8275 Systems Block Diagram Showing Systems Operation

General Systems Operational Description

The 8275 provides a "window" into the microcomputer system memory.

Display characters are retrieved from memory and displayed on a row by row basis. The 8275 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8275 requests DMA to fill the row buffer that is not being used for display. DMA burst length and spacing is programmable. (See Programming Section.)

The 8275 displays character rows one line at a time.

The number of lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8275 provides special Control Codes which can be used to minimize DMA or software overhead. It also provides Visual Attribute Codes to cause special action or symbols on the screen without the use of the character generator (see Visual Attributes Section).

The 8275 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is programmable.

The 8275 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)

The 8275 has a light pen input and registers. The light pen input is used to load the registers. Light pen registers can be read on command. (See Programming Section.)




Figure 4. Display of a Character Row

Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.




Figure 5. First Row Buffer Filled

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.




Figure 6. Second Buffer Filled, First Row Displayed

After all the lines of the character row are scanned, the roles of the two row buffers are reversed and the same procedure is followed for the next row.




Figure 7. First Buffer Filled with Third Row, Second Row Displayed

This is repeated until all of the character rows are displayed.

Display Format

Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.




Figure 8. Screen Format

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.




Figure 9. Blank Alternate Rows Mode

Row Format

The 8275 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line *counter* is the same as the line *number*.

In mode 1, the line *counter* is offset by one from the line

Note: In mode 1, while the *first* line (line number 0) is being displayed, the *last* count is output by the line counter (see examples).

								Line	Line	
Line Number								Counter Mode 0	Counter Mode 1	
0							0	0000	1111	
1								0001	0000	
2								0010	0001	
3					100			0011	0010	
4						100		0100	0011	
5								0101	0100	
6	-	=		=	-	100		0110	0101	
7						100		0111	0110	
8	-					-		1000	0111	
9								1001	1000	
10								1010	1001	
11								1011	1010	
12								1100	1011	
13								1101	1100	
14								1110	1101	
15								1111	1110	

Figure 10. Example of a 16-Line Format

Line Number						Line Counter Mode 0	Line Counter Mode 1
0						0000	1001
010						0001	0000
2						0010	0001
3	-			-		0011	0010
4	-			-		0100	0011
5		=		10		0101	0100
6	-			-		0110	0101
7	-			-		0111	0110
8						1000	0111
9						1001	1000

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

per U to 15). This is independent of the line counter mode.

If the line number of the underline is greater than 7 (line number MSB = 1), then the top and bottom lines will be blanked.

Line Number	18/1				rigg	100	683	100	Line Counter Mode 0	Line Counter Mode 1
0									0000	1011
1		0							0001	0000
2									0010	0001
3									0011	0010
4									0100	0011
5							100		0101	0100
6			=				100		0110	0101
7									0111	0110
8									1000	0111
9									1001	1000
10				=	=		100	=	1010	1001
-11									1011	1010
			nd are							

Figure 12. Underline in Line Number 10

If the line *number* of the underline is less than or equal to 7 (line *number* MSB = 0), then the top and bottom lines will *not* be blanked.

Line Number								Counter Mode 0	Counter Mode 1	
0	0						0	0000	0111	
1								0001	0000	
2						-		0010	0001	
3		-				-		0011	0010	
4					-			0100	0011	
5								0101	0100	
6								0110	0101	
7			-	-	=	=		0111	0110	

Top and Bottom Lines are not Blanked

Figure 13. Underline in Line Number 7

If the line *number* of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.

Dot width and character width are dependent upon the external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.




Figure 14. Typical Dot Level Block Diagram

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.



Raster Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This is constantly repeated.




Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs (LC_{0-3}) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.




Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).




Figure 17. Frame Timing

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.

DMA Timing

The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods ± 1). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one *row time* before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the *beginning* of the *next* row. At that time, DMA requests are activated as programmed until the other buffer is filled.

If, for any reason, there is a DMA underrun, a flag in the status word will be set.




Figure 18. DMA Timing

The DMA controller is typically initialized for the next frame at the end of the current frame.

Interrupt Timing

The 8275 can be programmed to generate an interrupt request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.




Figure 19. Beginning of Interrupt Request

IRQ will go inactive after the status register is read.




Figure 20. End of Interrupt Request

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.

Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set.

As a result, the user's cold start routine should write a reset command to the 8275 before system interrupts are enabled.

VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8275 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Visual Attribute or Special Code (MSB = 1).


There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

Character Attribute Codes

Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA $_{0-1}$), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols.

Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes






Figure 21. Typical Character Attribute Logic

CHAR	ACTER ATTRIBUTE	in aloca	OUT	PUTS		SYMBOL	DESCRIPTION
(CODE "CCCC"	LA ₁	LA ₀	VSP	LTEN	STINIBOL	DESCRIPTION
yal lay	Above Underline	0	0	1	0		railmis processed by the 2275 are B
0000	Underline	1	0	0	0		Top Left Corner
	Below Underline	0	1	0	0		
1 76 3	Above Underline	0	0	1	0		is it used to economic if it is a t
0001	Underline	1	1	0	0	-	Top Right Corner
	Below Underline	0	1	0	0		
TOTAL T	Above Underline	0	1	0	0		a two breat of V sous Attribute Com
0010	Underline	1	0	0	0		Bottom Left Corner
	Below Underline	0	0	1	0		
	Above Underline	0	1	0	0		
0011	Underline	1	1	0	0		Bottom Right Corner
	Below Underline	0	0	1	0		
	Above Underline	0	0	1	0		
0100	Underline	0	0	0	1	-	Top Intersect
3000	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0		
0101	Underline	1	1	0	0		Right Intersect
	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0		
0110	Underline	1	0	0	0		Left Intersect
	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0	1	
0111	Underline	0	0	0	1		Bottom Intersect
	Below Underline	0	0	1	0		
	Above Underline	0	0	1	0	***************************************	
1000	Underline	0	0	0	1		Horizontal Line
	Below Underline	0	0	1	0		
	Above Underline	0	1	0	0	1	
1001	Underline	0	1	0	0		Vertical Line
	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0		production and the second
1010	Underline	0	0	0	1		Crossed Lines
	Below Underline	0	1	0	0		
	Above Underline	0	0	0	0		
1011	Underline	0	0	0	0		Not Recommended *
	Below Underline	0	0	0	0		
	Above Underline	0	0	1	0		
1100	Underline	0	0	1	0		Special Codes
	Below Underline	0	0	1	0		
	Above Underline						
1101	Underline	NEDAVE T	Unde	fined			Illegal
beck in	Below Underline						
	Above Underline			777			
1110	Underline		Unde	efined			Illegal
	Below Underline						Illegal
	Above Underline						
1111	Underline		Unde	fined		N - 1	Illegal
	Below Underline						


^{*}Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal. Blinking is active when B=1. Highlight is active when H=1.

Special Codes

Four special codes are available to help reduce memory, software, or DMA overhead.

Special Control Character



SS	FUNCTION
0 0	End of Row
0 1	End of Row-Stop DMA
1 0	End of Screen
1 1	End of Screen-Stop DMA

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).

If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.


Field Attributes

The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the code up to, and including, the character which precedes the *next* field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.

There are six field attributes:

- Blink Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- Highlight Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
- Reverse Video Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
- Underline Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5,6. General Purpose There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. GPA₀₋₁ are active high outputs.

Field Attribute Code



H = 1 FOR HIGHLIGHTING

B = 1 FOR BLINKING

R = 1 FOR REVERSE VIDEO U = 1 FOR UNDERLINE

GG = GPA1, GPA0

The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.



Figure 22. Example of the Visible Field Attribute Mode (Underline Attribute)

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.




Figure 23. Block Diagram Showing FIFO Activation

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.

When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the *next* character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC_{0-6}). The chosen Visual Attributes are also activated.

Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must not immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.



Figure 24. Example of the Invisible Field Attribute Mode (Underline Attribute)

Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RRV) and General Purpose (GPA₀₋₁) field attributes. They are not affected by Underline, Blink or Highlight field attributes; however, these characteristics can be programmed *individually* for Character Attribute Symbols.

Cursor Timing

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

- 1. a blinking underline
- 2. a blinking reverse video block
- 3. a non-blinking underline
- 4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video *cursor* appears in a non-blinking reverse video *field*, the cursor will appear as a normal video block.

If a non-blinking underline *cursor* appears in a non-blinking underline *field*, the cursor will not be visible.

Light Pen Detection

A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.

If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

Device Programming

The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG). It also has a Status Register (SREG). The Command Register can only be written into and the Status Registers can only be read from. They are addressed as follows:

A ₀	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

Instruction Set

The 8275 instruction set consists of 8 commands.

COMMAND	NO. OF PARAMETER BYTES
Reset	4
Start Display	0
Stop Display	Marie He o Miletel - mace
Read Light Pen	2
Load Cursor	2 H H H H
Enable Interrupt	0
Disable Interrupt	0
Preset Counters	0

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.

		1	the second								
Command	Write	1	Reset Command	0	0	0	0	0	0	0	0
National Party	Write	0	Screen Comp Byte 1	S	Н	Н	Н	Н	Н	Н	Н
D	Write	0	Screen Comp Byte 2	V	V	R	R	R	R	R	R
Parameters —	Write	0	Screen Comp Byte 3	U	U	U	U	L	L	L	L
	Write	0	Screen Comp Byte 4	М	F	С	С	Z	Z	Z	Z

Action — After the reset command is written, DMA requests stop, 8275 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter - S Spaced Rows

S	FUNCTIONS
0	Normal Rows
1	Spaced Rows

Parameter - HHHHHHH Horizontal Characters/Row

Н	н	н	н	Н	н	н	NO. OF CHARACTERS PER ROW
0	0	0	0	0	0	0	- Harry and Holland
0	0	0	0	0	0	1	2
0	0	0	0	0	1	0	3
							I to surers ent realist
							in a company name of the
1	0	0	1	1	1	1	80
1	0	1	0	0	0	0	Undefined
1	1	1	1	1	1	1	Undefined

Parameter - VV Vertical Retrace Row Count

٧	V	NO. OF ROW COUNTS PER VRTC
0	0	1
0	1	2
1	0	3
1	1	4

Parameter - RRRRRR Vertical Rows/Frame

R	R	R	R	R	R	NO. OF ROWS/FRAME
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
						THE BUILDING
1	1	1	1	1	1	64

J	-	~	J	1 01	PERL	HVE	
0	0	0	0	ris rive	1	a north	30
0	0	0	1	163 163	2		
0	0	1	0		3		
					1.87		
				diabit	octiv		
				1	mir.		
1	1	1	1	Al esb	16		

Parameter - LLLL Number of Lines per Character Row

L	L	L	L	NO. OF LINES/ROW
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
				and the state of
				·
1	1	1	1	16

Parameter - M Line Counter Mode

M	LINE COUNTER MODE
0	Mode 0 (Non-Offset)
1	Mode 1 (Offset by 1 Count)

Parameter - F Field Attribute Mode

F	FIELD ATTRIBUTE MODE
0	Transparent
1	Non-Transparent

Parameter - CC Cursor Format

	-	The state of the s
С	C	CURSOR FORMAT
0	0	Blinking reverse video block
0	1	Blinking underline
1	0	Nonblinking reverse video block
1	1	Nonblinking underling

Parameter - ZZZZ Horizontal Retrace Count

	z	z	z	z	NO. OF CHARACTER COUNTS PER HRTC
	0	0	0	0	2
	0	0	0	1	4
	0	0	1	0	6
					I am and a second
	1	1	1	1	32
-					

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).

2. Start Display Command:

	OPERATION	Ao	DESCRIPTION	M	L	SB					
Command	Write	1	Start Display	0	0	1	S	S	S	В	В
Nop	arameters		S Mr. T Setting	18	nie.	371	19		-11	/ 1	100

SSS BURST SPACE CODE

S	s	S	NO. OF CHARACTER CLOCKS BETWEEN DMA REQUESTS
0	0	0	della discon o minera stella
0	0	1	I B L C to 17 contab model
0	1	0	15 000 1000
0	1	1	23
1	0	0	31 edeta a reela
1	0	1	39
. 1	1	0	47
1	1	1	55

BB BURST COUNT CODE

В	В	NO. OF DMA CYCLES PER BURST
0	0	1
0	1	2
1	0	4
1	1	8

Action — 8275 interrupts are enabled, DMA requests begin, video is enabled, Interrupt Enable and Video Enable status flags are set.

3. Stop Display Command:

	1										
	OPERATION	A ₀	DESCRIPTION	M	MSB						
Command	Write	1	Stop Display	0	1	0	0	0	0	0	0
No	parameters				- 1						

Action — Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to re-enable the display.

4. Read Light Pen Command

	OPERATION	A ₀	DESCRIPTION	MS	SB	D	ATA	A BI	US	L	SB
Command	Write	1	Read Light Pen	0	1	1	0	0	0	0	0
D	Read	0	Char. Number	(C	har.	. Po	sitio	on i	n R	ow)
Parameters	Read	0	Row Number	(R	ow	Nu	mbe	er)			

Action — The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.

5. Load Cursor Position:

	OPERATION	A ₀	DESCRIPTION	M	SB	D	ATA	A BI	US	L	SB
Command	Write	1	Load Cursor	1	0	0	0	0	0	0	0
Parameters	Write Write	0	Char. Number Row Number	1213	har				n R	ow)

Action — The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.

6. Enable Interrupt Command:

		DPERATION A0 DESCRIPTION MSB		SB	D	ATA	В	US	L	SB	
Command	Write	1	Enable Interrupt	1	0	1	0	0	0	0	0
No	parameters										

Action — The interrupt enable status flag is set and interrupts are enabled.

7. Disable Interrupt Command:

	OPERATION	A ₀	DESCRIPTION	M	SB	DA	LSB				
Command	Write	1	Disable Interrupt	1	1	0	0	0	0	0	0
No	parameters										

Action — Interrupts are disabled and the interrupt enable status flag is reset.

8. Preset Counters Command:

	OPERATION	A ₀	DESCRIPTION	M	SB	D	ATA	L	SB		
Command	Write	1	Preset Counters	1	1	1	0	0	0	0	0
No	parameters										

Action — The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

Status Flags

	ATAD			DATA BUS
	OPERATION	A ₀	DESCRIPTION	MSB LSB
Command	Read	1	Status Word	O IE IR LP IC VE OU FO

- IE (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
 - IR (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
 - LP This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

- IC (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.
- VE (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
- DU (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.
- FO (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } 70^{\circ} C; \ V_{CC} = 5V \pm 5\%$

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	30	-0.5	0.8	V	W solds in a Balde W.
V _{IH}	Input High Voltage	400	2.0	V _{CC} +0.5V	V	A TOTAL CONTROL OF SECURITY OF
VoL	Output Low Voltage	271		0.45	V	I _{OL} = 2.2 mA
VoH	Output High Voltage	81	2.4	0	V	$I_{OH} = -400 \mu\text{A}$
IIL	Input Load Current			±10	μΑ	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage			±10	μΑ	V _{OUT} = V _{CC} to 0V
Icc	V _{CC} Supply Current	CIMITS	J. XAN	160	mA	RETEMAN LOGNY :

CAPACITANCE

 $T_A = 25^{\circ}C$; $V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
CIN	Input Capacitance		10	pF	f _c = 1 MHz
C _{1/O}	I/O Capacitance		20	pF	Unmeasured pins returned to V _{SS} .

Bus Parameters (Note 1)

Read Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{AR}	Address Stable Before READ	0	1 NA + 60	ns	The state of the s
t _{RA}	Address Hold Time for READ	0	New Y	ns	THE REPORT OF THE PROPERTY OF
t _{RR}	READ Pulse Width	250		ns	
t _{RD}	Data Delay from READ		200	ns	C _L = 150 pF
tDF	READ to Data Floating	20	100	ns	DATE OF THE PARTY OF THE PARTY OF

Write Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{AW}	Address Stable Before WRITE	0	Land	ns	
twA	Address Hold Time for WRITE	0	0.30	ns	
tww	WRITE Pulse Width	250		ns	
t _{DW}	Data Setup Time for WRITE	150		ns	ASSEST A OF LEADING
twD	Data Hold Time for WRITE	0	1.0.	ns	souther differential

Clock Timing:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tCLK	Clock Period	320		ns	
t _{CLK}	Clock High	120		ns	
	Clock Low	120		ns	
t _{KL} t _{KR}	Clock Rise	5	30	ns	
tKF	Clock Fall	5	30	ns	THE POPULATION OF SE

Note 1: AC timings measured at VOH = 2.0, VOL = 0.8


Write Timing



Clock Timing



Read Timing



Input Waveforms (For A.C. Tests)



Other Timing:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	
tcc	Character Code Output Delay		150	ns	C _L = 50 pF	
tHR	Horizontal Retrace Output Delay		150	ns	C _L = 50 pF	
tLC	Line Count Output Delay		250	ns	C _L = 50 pF	
t _{AT}	Control/Attribute Output Delay		250	ns	C _L = 50 pF	
tvR	Vertical Retrace Output Delay		250	ns	C _L = 50 pF	
t _{IR}	IRQ↑ from CCLK↓		250	ns	C _L = 50 pF	
t _{RI}	IRQ↓ from Rd↑		250	ns	C _L = 50 pF	
t _{KQ}	DRQ↑ from CCLK↓		250	ns	C _L = 50 pF	
two	DRQ↑ from WR↑		250	ns	C _L = 50 pF	
tRQ	DRQ↓ from WR↓		250	ns	C _L = 50 pF	
t _{LR}	DACK↓ to WR↓	0	To A	ns	A suntries	
t _{RL}	WR↑ to DACK↑	0		ns		
tpR	LPEN Rise		50	ns		
t _{PH}	LPEN Hold	100		ns	Facure St., Utto Timino	

Note: Timing measurements are made at the following reference voltages: Output "1" = 2.0V, "0" = 0.8V.

WAVEFORMS




Figure 25. Typical Dot Level Timing




Figure 26. Line Timing




Figure 27. Row Timing




Figure 28. Frame Timing




Figure 29. Interrupt Timing




Figure 30. DMA Timing




8278 PROGRAMMABLE KEYBOARD INTERFACE

- Simultaneous Keyboard and Display Operations
- Interface Signals for Contract and Capacitive Coupled Keyboards
- 128-Key Scanning Logic
- 10.7 msec Matrix Scan Time for 128 Keys and 6 MHz Clock
- 8-Character Keyboard FIFO

- N-Key Rollover with Programmable Error Mode on Multiple New Closures
- 16- or 18-Character 7-Segment Display Interface
- Right or Left Entry Display RAM
- Depress/Release Mode Programmable
- Interrupt Output on Key Entry

The Intel® 8278 is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors such the MDS-80TM and MCS-85TM. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun status indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the 8278 provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric displays and simple indicators may be used. The 8278 has a 16X4 display RAM which can be loaded or interrogated by the CPU. Both right entry calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with autoincrement of the display RAM address.



PIN DESCRIPTION

The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

Signal	Pin No.	Description
D ₀ -D ₇	12-19	Three-state, bi-directional data bus lines used to transfer data and commands between the CPU and the 8278.
WR	10	Write strobe which enables the master CPU to write data and commands between the CPU and the 8278.
RD	8	Read strobe which enables the master CPU to read data and status from the 8278 internal registers.
CS	6	Chip select input used to enable reading and writing to the 8278.
A ₀	9	Address input used by the CPU to indicate control or data.
RESET	4	A low signal on this pin resets the 8278.
X ₁ , X ₂	2,3	Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
IRQ		Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there is still information in the FIFO or an ERROR has occurred.
Mo-M6	27-33	Matrix scan outputs. These outputs control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.
RL	1	Input from the multiplexer which in- dicates whether the key currently being scanned is closed.
HYS	22	Hysteresis output to the analog detector. (Capacitive keyboard configuration). A "0" means the key currently being scanned has already been recorded.
KCL	34	Key clock output to the analog de- tector (capacitive keyboard config- uration) used to reset the detector before scanning a key.
SYNC	11	High frequency (400 KHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).
B ₀ -B ₃	35-38	These four lines contain binary coded decimal display information synchronized to the keyboard column scan. The outputs are for

Signal	Pin No.	Description			
ERROR	24	Error signal. This line is high whenever two new key closures are detected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a "1" input on the CLR pin or by the CLEAR ERROR command.			
CLR	39	Input used to clear an ERROR condition in the 8278.			
BP	21	Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.			
VCC, VDD	40,26	+5 volt power input: +5V \pm 10%.			
GND	20,7	Signal ground.			

PRINCIPLES OF OPERATION

The following is a description of the major elements of the Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the $\overline{\text{CS}}$, A_0 , $\overline{\text{RD}}$, and $\overline{\text{WR}}$ lines to control data flow to and from the various internal registers and buffers (see Table 1). All data flow to and from the 8278 is enabled by $\overline{\text{CS}}$. The 8-bits of information being transferred by the CPU is identified by A_0 . A logic one means information is command or status. A logic zero means the information is data. $\overline{\text{RD}}$ and $\overline{\text{WR}}$ determine the direction of data flow through the Data Bus Buffer (DBB). The DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected ($\overline{\text{CS}}$ = 1) the DBB is in the high impedance state. The DBB acts as an input when $\overline{\text{(RD)}}$, $\overline{\text{WR}}$, $\overline{\text{CS}}$) = (1, 0, 0) and an output when $\overline{\text{(RD)}}$, $\overline{\text{WR}}$, $\overline{\text{CS}}$) = (0, 1, 0).

CS	Ao	WR	RD	Condition
0	0	1	0	Read DBB Data
0	1	1	0	Read STATUS
0	0	0	1	Write Data to DBB
0	1	0	1	Write Command to DBB
1	X	X	X	Disable 8278 Bus is High Impedance

Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M₃-M₆) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M₀-M₂) are used to multiplex the row return lines into the 8278.




Figure 1. System Configuration for Capacitive-Coupled Keyboard

Keyboard Debounce and Control

The 8278 system configuration is shown in Figure 2. The rows of the matrix are scanned and the outputs are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

FIFO and FIFO Status

The 8278 contains an 8X8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the

FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a \overline{RD} with \overline{CS} low and A₀ high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

Display Address Registers and Display RAM

The Display Address registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.





Figure 2. System Configuration for Contact Keyboard

8278 COMMANDS


The 8278 operating mode is programmed by the master CPU using the A₀, WR, and D₀-D₇ inputs as shown below:



The master CPU presents the proper command on the D_0 - D_7 data lines with A_0 =1 and then sends a \overline{WR} pulse. The command is latched by the 8278 on the rising edge of the \overline{WR} and is decoded internally to set the proper operating mode.

COMMAND SUMMARY

Keyboard/Display Mode Set



where the mode set bits are defined as follows:

- K the keyboard mode select bit
- 0 normal key entry mode
- special function mode: Entry on key closure and on key release
- D the display entry mode select bit
- 0 left display entry
- 1 right display entry
- I the interrupt request (IRQ) output enable bit.
- 0 enable IRQ output
- 1 disable IRQ output
- E the error mode select bit
- 0 error on multiple key depression
- 1 no error on multiple key depression
- N the number of display digits select
- 0 16 display digits
- 1 8 display digits

NOTE: The default mode following a RESET input is all bits zero:



Read FIFO Command

CODE 0 1 0 0 0 0 0 0

Read Display Command

CODE 0 1 1 AI A3 A2 A1 A0

Where AI indicates Auto Increment and A₃-A₀ is the address of the next display character to be read out.

AI=1 AUTO increment


AI=0 no AUTO increment

Write Display Command



Where AI indicates Auto Increment and A₃-A₀ is the address of the next display character to be written.

Clear/Blank Command



Where the command bits are defined as follows:

CE = Clear ERROR

CF = Clear FIFO and most seemed by the seemed

CD = Clear Display to all High


BD = Blank Display to all High

UD = Unblank Display

The display is cleared and blanked following a Reset.


8278 Status Read

The status register in the 8278 can be read by the master CPU using the A_0 , \overline{RD} , and D_0 - D_7 inputs as shown below:



The 8278 places 8-bits of status information on the D₀-D₇ lines following (A₀, \overline{CS} , \overline{RD}) = 1, 0 , 0 inputs from the master.

Status Format



Where the status bits are defined as follows:

IBF = Input Buffer Full Flag

OBF = Output Buffer Full Flag

KE = Keyboard Error Flag (multiple depression)

B = BUSY Flag

S₃-S₀ = FIFO Status

Status Description

The S_3 - S_0 status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU <u>writes</u> Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCK-OUT signal to the master processor during response to any command or data write from the master.


The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.

FIFO status is used to indicate the number of characters in the FIFO and to indicate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

8278 Data Read


The master CPU can read DATA from the 8278 FIFO or Display buffers by using the A_0 , \overline{RD} , and D_0 - D_7 inputs as follows:



The master sends a \overline{RD} pulse with A₀=0 and CS=0 and the 8278 responds by outputing data on lines D₀-D₇. The data is strobed by the trailing edge of \overline{RD} .

Data Read Sequence


Before reading data, the master CPU must send a command to select FIFO or Display data. Following the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA READ sequence is as follows:



After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

8278 Data Write


The master CPU can write DATA to the 8278 Display buffers by using the A₀, WR and D₀-D₇ inputs as follows:



The master CPU presents the Data on the D_0 - D_7 lines with A_0 =0 and then sends a \overline{WR} pulse. The data is latched by the 8278 on the rising edge of \overline{WR} .

Data Write Sequence

Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below:



INTERFACE CONSIDERATIONS

Scanned Keyboard Mode

With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.




Figure 3. Keyboard Timing

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.

In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Any key entry triggers the TONE output for 10ms.

The $\overline{\text{HYS}}$ and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.





Figure 4. Key Entry and Error Timing

in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.

.... ding to placed in the right-most display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end and is lost.



18TH ENTRY

3

Left Entry

The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 is the rightmost display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.

17 18

16





Figure 5. Display Timing

Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry — Auto Increment mode has no undesirable side effects and the result is predictable:

In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except that the address sequence is interrupted:



ENTER NEXT AT LOCATION 5 AUTO INCREMENT 1ST ENTRY 2ND ENTRY 1 2 8TH ENTRY 5 6 7 2 8 9TH ENTRY 5 6 7 8 9 2 3

Entry appears to be from the initial entry point.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65° C to +150° C
Voltage on Any Pin With
Respect to Ground 0.5V to +7V
Power Dissipation 1.5 Watt


*COMMENT: Stresses above those fisted under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS


Commercial: $T_A = 0$ °C to 70°C; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

Symbol	Parameter	Min.	Max.	Units	Condition
VIL	Input Low Voltage (All Inputs Except X ₁ , X ₂	-0.5	0.8	V	L y up bet
V _I H1	Input High Voltage (All Inputs Except X ₁ , X ₂ , RESET	2.0	Vcc	V	TAROLTA DARATERA
V _{IH2}	RESET High Voltage	3.0	Vcc	V	
V _{OL1}	Output Low Voltage (D ₀ -D ₇)		0.45	V	I _{OL} = 2.0mA
V _{OL2}	Output Low Voltage (All Other Outputs)		0.45	V	I _{OL} = 1.6mA
Voн1	Output High Voltage (D ₀ -D ₇)	2.4		V	$I_{OH} = -400 \mu A$
VOH2	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50\mu A$
lıc	Input Leakage Current (All Inputs Except RESET)		±10	μΑ	V _{IN} = V _{CC}
loL	Output Leakage Current (D ₀ -D ₇)		±10	μΑ	$V_{IN} = V_{SS} + 0.45V$ or $V_{IN} = V_{CC}$
IDD + ICC	Total Supply Current		135	mA	$V_{CC} = 5.5V$
IDD	V _{DD} Supply Current		25	mA	$V_{CC} = 5.5V$
Iu .	Low Input Source Current (RESET)		0.2	mA	V _{IL} = 0.8V

8278 CLOCK OPTIONS








A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$


Symbol	Parameter 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Min.	Max.	Units	Condition
tac	Address (CS, A ₀) Setup to Control (RD, WR)	0	BLEK	ns	IARDORY "
tca	Address Hold from Control	0		ns	
tcc	Control Pulse Width	250	9-9738	ns	MCS-85" Com
tow	Data in Setup to WR T.E.	150	ningifi)	ns	D_0 - D_7 , $C_L = 150pF$
two	Data in Hold After WR T.E.	0		ns	Operations
t _{RD}	RD L.E. to Data Out Valid		150	ns	
tor	RD T.E. to Data Out Float	10	100	ns	Scanned Keybol
tMCY	Matrix Cycle Time		10.7	ms	With 6MHz Crystal
t _{RV} USO	Recovery Time Between Reads and/or Writes	1	ab	μS	a Strobed Input E

WAVEFORMS

Read Operation — Data Bus Buffer Register



Write Operation — Data Bus Buffer Register






8279/8279-5 PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- MCS-85TM Compatible 8279-5
- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key-Lockout or N-Key Rollover with Contact Debounce

- Dual 8- or 16-Numerical Display
- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16X8 display RAM which can be organized into dual 16X4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.



Intel Corporation, 1978

February, 1978

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

Input Modes

 Scanned Keyboard — with encoded (8 x 8 x 4 key keyboard) or decoded (4 x 8 x 4 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.


- Scanned Sensor Matrix with encoded (8 x 8 matrix switches) or decoded (4 x 8 matrix switches) scan lines.
 Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input Data on return lines during control line strobe is transferred to FIFO.

Output Modes

- 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit.
- · Right entry or left entry display formats.

Other features of the 8279 include:

- · Mode programming from the CPU.
- Programmable clock to match the 8279 scan times to the CPU cycle time.
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.



HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

No. Of Pins	Designation	Function Table 2018 2018 2018
8	DB ₀ -DB ₇	Bi-directional data bus. All data and commands between the CPU and the 8279 are trans- mitted on these lines.
01 ng	CLK	Clock from system used to generate internal timing.
1	RESET	A high signal on this pin resets the 8279.
1	CS	Chip Select. A low on this pin enables the interface functions to receive or transmit.
1	Ao	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
2	RD, WR	Input/Output read and write. These signals enable the data buffers to either send data to the external bus or receive it from the external bus.
1	IRQ	Interrupt Request. In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a
2	V _{SS.} V _{CC}	sensor is detected. Ground and power supply pins.
4	SL ₀ -SL ₃	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either en- coded (1 of 16) or decoded (1 of 4).
8	RLo-RL7	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.
1	SHIFT	The shift input status is stored along with the key position on

No. O Pins		Function The Control of the Control
		Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.
io stanionimi di primaria	CNTL/STB	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.
4 4	OUT A ₀ -OUT A ₃ OUT B ₀ -OUT B ₃	These two ports are the outputs for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (SL ₀ -SL ₃) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be considered as one 8 bit port.
1	BD	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the $\overline{\text{CS}}$, A_0 , $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by $\overline{\text{CS}}$. The character of the information, given or desired by the CPU, is identified by A_0 . A logic one means the information is a command or status. A logic zero means the information is data. $\overline{\text{RD}}$ and $\overline{\text{WR}}$ determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ($\overline{\text{CS}}$ = 1), the devices are in a high impedance state. The drivers input during $\overline{\text{WR}} \circ \overline{\text{CS}}$ and output during $\overline{\text{RD}} \circ \overline{\text{CS}}$.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with $A_0=1$ and then sending a \overline{WR} . The command is latched on the rising edge of \overline{WR} .

key closure in the Scanned

The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a \div N prescaler that can be programmed to match the CPU cycle time to the internal timing. The prescaler is software programmed to a value between 2 and 31. A value which yields an internal frequency of 100 kHz gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan lines are active high outputs. In the decoded mode, the scan lines are active low outputs.

Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

FIFO/Sensor RAM and Status

This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and Ao high. The status logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

SOFTWARE OPERATION

8279 commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with \overline{CS} low and \overline{Ao} high and are loaded to the 8279 on the rising edge of \overline{WR} .

Keyboard/Display Mode Set

	MSI	В						LSB
Code:	0	0	0	D	D	K	K	K

Where DD is the Display Mode and KKK is the Keyboard Mode.

DD

0 0 8 8-bit character display — Left entry

0 1 16 8-bit character display — Left entry*

0 8 8-bit character display — Right entry

1 1 16 8-bit character display — Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

KKK

0 0 0 Encoded Scan Keyboard - 2 Key Lockout

0 0 1 Decoded Scan Keyboard - 2-Key Lockout

0 1 0 Encoded Scan Keyboard - N-Key Rollover

0 1 1 Decoded Scan Keyboard — N-Key Rollover

1 0 0 Encoded Scan Sensor Matrix

1 0 1 Decoded Scan Sensor Matrix

1 1 0 Strobed Input, Encoded Display Scan

1 1 1 Strobed Input, Decoded Display Scan

Program Clock

Code: 0 0 1 P P P P P

Where PPPPP is the prescaler value 2 to 31. The programmable prescaler divides the external clock by PPPPP to get the basic internal frequency. Choosing a divisor that yields 100 KHz will give the specified scan and debounce times. Default after a reset pulse (but not a program clear) is 31.

Read FIFO/Sensor RAM

Code: 0 1 0 Al X A A A X = Don't Care

Where AI is the Auto-Increment flag for the Sensor RAM and AAA is the row that is going to be read by the CPU. AI and AAA are used only if the mode is set to Sensor Matrix. This command is used to specify that the source of data reads $(\overline{\text{CS}} \bullet \text{RD} \bullet \overline{\text{A0}})$ by the CPU is the FIFO/Sensor RAM. No additional commands are necessary as long as *Default after reset.

data is desired from the FIFO/Sensor RAM. Another command is necessary if reading is desired from a different row than has been selected. If AI is a one, the row select counter will be incremented after each read so the next read will be from the next Sensor RAM row.


In the Auto Increment mode for reading data from the FIFO/Sensor RAM, each read advances the address by one so that the next read is from the next character. This Auto Incrementing has no effect on the display.

Read Display RAM

Code: 0 1 1 A A A A

Where AI is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to read next. Since the CPU uses the same counter for reading and writing, this command also sets the next write location and Auto-Increment mode. This command is used to specify the display RAM as the data source for CPU data reads. If AI is set, the character address will be incremented after each read (or write) so that the next read (or write) will be from (to) the next character.

Write Display RAM



Where AI is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to write next. The addressing and Auto-Increment are identical to Read Display RAM. The difference is that Write Display RAM does not affect the source of CPU reads. The CPU will read from whichever RAM (Display or FIFO/Sensor) was last specified. This command will, however, change the location the next Display RAM read will be from if that source was specified.

Display Write Inhibit/Blanking



Where IW is Inhibit Writing (nibble A or B) and BL is Blanking (nibble A or B). If the display is being used as a dual 4-bit display, then it is necessary to mask one of the 4-bit halves so that entries to the Display from the CPU do not affect the other half. The IW flags allow the programmer to do this. It is also useful to be able to blank either half when that half is not to be displayed. The BL flags blank the display. The next command sets the output code to be used as a "blank". Default after reset is all zeros. Note that to blank a display formatted as a single 8-bit output, it is necessary to set both BL flags to entirely blank the display. A "1" sets the flag. Reissuing the command with a "0" resets the flag.

Clear

Code: 1 1 0 C_D C_D C_D C_F C_A

Where C_D is Clear Display, C_F is Clear FIFO Status (including interrupt), and C_A is Clear All. C_D is used to

clear all positions of the Display RAM to a programmable code. All ones, all zeros and hexadecimal 20 are possible. The 2 least significant bits of $C_{\rm D}$ are also used to specify the blanking code (see below).

Clearing the display takes approximately 160 μ s. During this time the CPU cannot write to the Display RAM. The MSB of the FIFO status word will be set during this time. C_F set the FIFO status to empty and resets the interrupt output line. After execution of a clear command with C_F set, the Sensor Matrix mode RAM pointer will be set to row 0.

 $\rm C_A$ has the combined effect of $\rm C_D$ and $\rm C_F$. $\rm C_A$ uses the $\rm C_D$ clearing code to determine how to clear the Display RAM. $\rm C_A$ also resets the internal timing chain to resynchronize it

End Interrupt/Error Mode Set

Code: 1 1 1 E X X X X X = Don't care.

For the sensor matrix modes this command lowers the IRQ line and enables further writing into RAM. (The IRQ line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset).

For the N-key rollover mode — if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when Ao is high and $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are low. See Interface Considerations for more detail on status word.

Data Read

Data is read when A_0 , \overline{CS} and \overline{RD} are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of \overline{RD} will cause the address of the RAM being read to be incremented if the Auto-Increment flag is set. FIFO reads always increment (if no error occurs) independent of AI.

Data Write

Data that is written with A_0 , \overline{CS} and \overline{WR} low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. Auto-Incrementing on the rising edge of \overline{WR} occurs if AI set by the latest display command.

INTERFACE CONSIDERATIONS

Scanned Keyboard Mode, 2-Key Lockout

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. Other depressed keys are looked for during the next two scans. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, IRQ will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

Scanned Keyboard — Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N-key mode. If during a single debounce cycle, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with CF = 1.

Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them.


The IRQ line goes high if any sensor value change is detected at the end of a sensor matrix scan. The IRQ line is cleared by the first data read operation if the Auto-

Increment flag is set to zero, or by the End Interrupt command if the Auto-Increment flag is set to one.

Note: Multiple changes in the matrix Addressed by $(SL_{0-3} = 0)$ may cause multiple interrupts. $(SL_{0} = 0)$ in the Decoded Mode). Reset may cause the 8279 to see multiple changes.

Data Format

In the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines (non-inverted). CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.



In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch postion maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.




In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.



Display


Left Entry

Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.



Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.



Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.


Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:

	0	1	2	3	4	5	6	7-	- Displa
1st entry	1					l di			RAM Addre
	0	1-1-	2	3	4			7	
2nd entry	1	2	en		P.	110			
	0	1	2	3	4	5	6	7	
	-	1	1	-	_	T	1		
	1	2		en			31		
	1 Er	nter					on !	5 Aut	o Incre
10010101	Er 0	nter					on !	5 Aut	o Incre
Command 10010101 3rd entry	0	nter			les:		on §	5 Aut	o Incre
10010101	0	nter			les:	5	on §	5 Aut	o Incre

(AUTO INCREMENT)

In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except if the address sequence is interrupted:



3 4 1 2

RIGHT ENTRY MODE (AUTO INCREMENT)

4th entry

5 6 7 0 1 2 3

Starting at an arbitrary location operates as shown below:

0 1 2 3 4 5 6 7 Display

Command 10010101									Address
	Er	nter	nex	t at	Lo	cati	on	5 Aut	to Increment
	9110								
1st entry	10	H Y	HE I	102	1	Y	AV B		
	2	3	4	5					
2nd entry	08	185	96	1	2	100	1 8	#U	
	2500		-11						
8th entry	4	5	6	7	8	1	2	3	
	190	91	17 19	old	87 (11.1	- 177	of a	
9th entry	5	6	7	8	9	2	3	4	

RIGHT ENTRY MODE (AUTO INCREMENT)

Entry appears to be from the initial entry point.

8/16 Character Display Formats

If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).


G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.


The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.

In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.



APPLICATIONS



*Do not drive the keyboard decoder with the MSB of the scan lines.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	,	À			٠			·n	0	°C	t	0	70)°(5
Storage Temperature .			*				-	65	°	C	to	1	25	5° (3
Voltage on any Pin with	h														
Respect to Ground .	ò							-	0.	.5	V	to	+	71	1
Power Dissipation															

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

TA = 0°C to 70°C, Vss = 0V, Note 1

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL1}	Input Low Voltage for Return Lines	-0.5			orte, RAM was doave able total All command, but the
V _{IL2}	Input Low Voltage for All Others	-0.5	0.8	V	I control of the second
V _{IH1}	Input High Voltage for Return Lines	2.2		V	
V _{IH2}	Input High Voltage for All Others	2.0		V	
Vol	Output Low Voltage		0.45	V	Note 2
Voн	Output High Voltage on Interrupt Line	3.5		V	Note 3
I _{IL1}	Input Current on Shift, Control and		+10	μΑ	V _{IN} = V _{CC}
	Return Lines		-100	μΑ	V _{IN} = 0V
I _{IL2}	Input Leakage Current on All Others	Maria Control	±10	μΑ	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} to 0V
Icc	Power Supply Current		120	mA	

Notes:

- 1. 8279, V_{CC} = +5V ±5%; 8279-5, V_{CC} = +5V ±10%.
- 2. 8279, IOL = 1.6mA; 8279-5, IOL = 2.2mA.
- 3. 8279, $I_{OH} = -100\mu A$; 8279-5, $I_{OH} = -400\mu A$.

CAPACITANCE

SYMBOL	TEST	TYP.	MAX.	UNIT	TEST CONDITIONS
Cin	Input Capacitance	5	10	pF	V _{in} =V _{CC}
Cout	Output Capacitance	10	20	pF	V _{out} =V _{CC}

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{SS} = 0$ V, (Note 1)

Bus Parameters

Read Cycle:

SWEETENE TO			79	827	Tonge .	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{AR}	Address Stable Before READ	50		0	100	ns
t _{RA}	Address Hold Time for READ	5	5.0	0		ns
t _{RR}	READ Pulse Width	420		250		ns
t _{RD} [2]	Data Delay from READ		300		150	ns
t _{AD} [2]	Address to Data Valid		450		250	ns
t _{DF}	READ to Data Floating	10	100	10	100	ns
tRCY	Read Cycle Time	- G JAN'A 1-0 -		1,1/1	* 10:57/7/// 7/2/2///////	μs

Write Cycle:

		82	79	827	9-5	Serenci arriV
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{AW}	Address Stable Before WRITE	50	***	0	V	ns
t _{WA}	Address Hold Time for WRITE	20		0		ns
t _{WW}	WRITE Pulse Width	400		250	- vial	ns
t _{DW}	Data Set Up Time for WRITE	300		150		ns
t _{WD}	Data Hold Time for WRITE	40		0		ns

1. 8279, V_{CC} = +5V ±5%; 8279-5, V_{CC} = +5V ±10%.

2. 8279, C_L = 100pF; 8279-5, C_L = 150pF.

Other Timings:

		827	79	8279	9-5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t_{\phiW}	Clock Pulse Width	230		120		nsec
t _{CY}	Clock Period	500		320		nsec

Keyboard Scan Time:

5.1 msec

Digit-on Time:

480 μsec

Keyboard Debounce Time:

10.3 msec

Blanking Time:

160 μsec

Key Scan Time:

80 µsec

Internal Clock Cycle:

Display Scan Time:

10.3 msec


10 μsec

Input Waveforms For A.C. Tests




WAVEFORMS


Read Operation



Write Operation



Clock Input





8291 GPIB TALKER/LISTENER


- Complete source and acceptor handshake.
- Complete talker and listener functions with extended addressing.
- Service request, parallel poll, device clear, device trigger, remote/local functions.
- Selectable Interrupts
- On chip primary and secondary address recognition.
- Automatic handling of addressing and handshake protocol.
- Provision for software implementation of additional features.
- Designed to interface 8-Bit Microproprocessors (e.g., 8080, 8085, 8048) to an IEEE Standard 488 Digital Interface Bus.

- 16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.
- Directly Interfaces to External Transceivers for Connection to the GPIB Bus.
- Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/-Listener with Primary or Secondary Addressing.
- DMA Handshake Provision Allows for Bus Transfers without CPU Intervention.
- Trigger Output Pin Allows for Triggering of any Device in the System Without CPU Intervention.
- On Chip EOS Message Recognition Facilitates Handling of Multi-Byte Transfers.

The 8291 GPIB TALKER/LISTENER is a microprocessor-controlled chip designed to interface 8-bit microprocessors (e.g., 8080, 8085, 8048) to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's talker/listener interface functions.

PIN CONFIGURATION


BLOCK DIAGRAM



PIN DESCRIPTION

Symbol	1/0	Pin No.	Function			
D0-D7	1/0	12-19	Data bus port, to be connected to 8080, 8085, or 8048 data bus.	31,70,		
RS0-RS2	1	21-23	Register select inputs, to be connected to three non-multiplexed microprocessor ad lines. Select which of the 8 internal read (write) registers will be read from (writ with the execution of IOR (IOW).			
CS	1	8	Chip select. When low, enables reading from or writing into the register se	lected by RS0-RS2.		
ĪŌR	of the c	9	Read strobe. When low, selected register contents are read by the CPU.			
ĪŌW	hi bor i	10	Write strobe. When low, data is written into the selected register.			
INT	0	s 11 let	Interrupt request to the microprocessor, set high for request and clear priate register is accessed by the CPU.	red when the appro-		
DMA REQ	0	6	DMA request, normally low, set high to indicate byte output or byte i reset by DMA ACK.	nput, in DMA mode;		
DMA ACK	1	7	DMA acknowledge. When low, resets DMA REQ and selects data in DMA data transfer (actual transfer done by IOR/IOW pulse).	data out register for		
TRIG	0	5	Trigger output, normally low; generates a triggering pulse corresp command.	onding to the GET		
CLOCK	TOTAL:	3	External clock input, used for internal time delays generator.			
RESET		4	Reset input. When high, forces the device into an "Idle" (initializatio will remain at "Idle" until released by the microprocessor.	n) mode. The device		
DI01-DI08	1/0	28-35	8-bit GPIB data bus port, used for bidirectional data byte transfer betv bus via external line transceivers.	veen 8291 and GPIB		
DAV	1/0	36	Data valid; GPIB bus handshake control line. Indicates the conditional validity) of information on the DIO lines.	ion (availability and		
NRFD	1/0	37	Not ready for data; GPIB bus handshake control line. Indicates the condevice(s) connected to the bus to accept data.	dition of readiness of		
NDAC	1/0	38	Not data accepted; GPIB bus handshake control line. Indicates the cor of data by the device(s) connected to the bus.	ndition of acceptance		
ATN	1	26	Attention; GPIB bus command line. Specifies how data on DIO lines a	are to be interpreted.		
IFC STATE	L	24	Interface clear; GPIB bus command line. Places the interface functions state.	in a known quiescent		
SRQ	0	27	Service request; GPIB bus command line. Indicates the need for atten interruption of the current sequence of events on the GPIB bus.	tion and requests an		
REN	TOTAL SOL	25	Remote enable; GPIB bus command line. Selects (in conjunction vertex remote or local control of the device.	with other messages)		
EOI	1/0	39	End or Identify; GPIB bus command line. Indicates the end of a m sequence or, in conjunction with ATN, addresses the device during a po			
T/R1	0	1	External transceivers control line. Set high to indicate output data/signals on DIO8 and DAV lines and input signals on the NRFD and NDAC lines (active shake). Set low to indicate input data/signals on the DIO1 – DIO8 and DA output signals on the NRFD and NDAC lines (active acceptor handshake).			
T/R2	0	2	External transceivers control line. Set high to indicate output signals on the EOI low to indicate expected input signal on the EOI line (during parallel poll).			
VCC	P.S.	40	Positive power supply (VSS + 5 V ± 10%).			
VSS	P.S.	20	Circuit GND potential.			

8291 SYSTEM DIAGRAM





8292 GPIB CONTROLLER


FEATURES:

- Complete IEEE Standard 488 Controller Function.
- Interface Clear (IFC) Sending Capability Allows for Seizure of Control and/or Initialization of the Bus.
- Responds to Service Requests (SRQ).
- Sends (REN), Allowing Instruments to Switch to Remote Control.


- Complete Implementation of Transfer Control Protocol.
- Synchronous Control Seizure Prevents the Destruction of any Data Transmission in Progress.
- Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller.

The 8292 GPIB CONTROLLER is a microprocessor-controlled chip designed to connect with the 8291 GPIB TALKER/LISTENER to implement the full IEEE Standard 488 controller function, including transfer control protocol.

PIN CONFIGURATION



8291, 8292 SYSTEM DIAGRAM





8294 DATA ENCRYPTION UNIT

- Certified by National Bureau of **Standards**
- 80-Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Kev
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data


- 7-Bit User Output Port
- PRINTER MAIN ARY ■ Single 5V ± 10% Power Supply
- Peripheral to MCS-85TM, MCS-80TM and MCS-48TM Processors
- Implements Federal Information **Processing Data Encryption Standard**
- Encrypt and Decrypt Modes Available

DESCRIPTION

The Intel® 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294 in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 120 bytes/second. The 8294 also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.



COMMAND SUMMARY

Enter New Key

OP CODE:



MSB

This command is followed by 8 data inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data.

Encode Data

OP CODE:

0	0	1	1	0	0	0	0	
MSE	3						LSE	3

This command puts the 8294 into the encrypt mode.

Decode Data

OP CODE:

0	0	1	0	0	0	0	0	1
140	5	-					1 01	,

MSB

This command puts the 8294 into the decrypt mode.

Set Mode

OP CODE:



where:

A is the OAV (Output Available) interrupt enable B is the SRQ (Service Request) interrupt enable


C is the DMA (Direct Memory Access) transfer enable

D is the CCMP (Conversion Complete) interrupt enable

This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A, B = 1). Following the command in which bit C, the DMA bit, is set the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

Write to Output Port

OP CODE:



This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port.

FUNCTIONAL DESCRIPTION

In non-DMA mode, the conversion sequence is as follows:

- 1. A mode command is issued to enable the desired interrupt outputs.
- 2. A new key command is issued followed by 8 data inputs to initialize the key. Each byte must have odd parity.
- 3. The encrypt data or decrypt data command is issued to set the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a decrypt data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

COMMAND AND DATA TRANSFER

Four internal registers are addressable by the master: 2 for input, 2 for output. Access and function of these registers are described below.

RD	WR	CS	A ₀	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
0	1	0	1	Status output buffer
1	0	0	1	Command input buffer
X	X	1	X	Don't care

Data Input Buffer - Data written to this register is interpreted as part of a key, as data to be encrypted/decrypted, or as a DMA block count, depending on the command sequence preceding the write.

Data Output Buffer - Data read from this register will be the output of the encrypter/decrypter function.

Status Output Buffer - DEU status is available in this register at all times.

STATUS 0 FUNCTION: XXX XXX XXX KPE HS

- Output buffer full; OBF = 1 indicates that the output buffer contains encrypter/decrypter output data. It is set false when the data is read.
- IRF -Input buffer full; IBF is set true when a command or data is written to the input buffer. The DEU sets this flag false when it has accepted the input byte. No data should be written when IBF = 1.
- DEC -Decode; indicates whether the DEU is in encrypt or decrypt mode. Decrypt: DEC = TRUE; Encrypt: DEC = FALSE.
- HS -Handshake flag; this flag is used in the data transfer protocol.
- KPE -Key Parity Error; after a new key has been entered. the DEU will use this flag in conjunction with the HS flag to indicate correct or incorrect parity.

Command Input Buffer - Commands to the DEU are written to this register.

INTERFACE TIMING

Figures 5 through 8 illustrate recommended protocol sequences and timing for transferring commands and data between the master processor and the 8294.




Figure 5. Single Byte Command




Figure 6. New Key Command




Figure 7. Encode/Decode data





Figure 8. DMA Sequence

MASTER/SLAVE INTERFACE

Figures 1 through 4 illustrate four interface configurations used in Master/Slave data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.



MASTER PROCESSOR INTERFACE

NO STATE OF THE PROC

Figure 1. Polling Interface

Figure 2. Single Interrupt Interface




Figure 3. Dual Interrupt Interface




Figure 4. DMA Interface



8295 DOT MATRIX PRINTER CONTROLLER

- Interfaces Dot Matrix Printers to MCS-48TM, MCS-80TM, MCS-85TM Systems
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- **DMA Transfer Capability**
- Programmable Character Density (10 or 12 Characters/Inch)

- Programmable Print Intensity
- Single or Double Width Printing
- Programmable Multiple Line Feeds
- 3 Tabulations
- 2 General Purpose Outputs

The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. Furthermore, it provides internal buffering of up to 40 characters and contains a 7×7 matrix character generator accommodating 64 ASCII characters.


PIN CONFIGURATION

Vcc HOME x2 DACK/SII RESET DRQ/CTS NC TIRO/SER CS 35 MOT GND[STB RD S7 | S₆ | S₅ | S₄ VCC WR SYNC S₁ D2[D3 [VDD 25 NC 24 GP1 D4 [Dyl TOF PEM

PIN NAMES



BLOCK DIAGRAM



SECTION 2 PERIPHERAL APPLICATION NOTES



Printer Control with the UPI-41

by Lionel Smith

INTRODUCTION	
THE LRC PRINTER	2-3
INTERFACE SIGNALS	2-4
TIMING	
SOFTWARE	
DETAILS OF THE BUFFER MANAGER	
PRINTER SERVICE ROUTINES	2-11
CONCLUSION	2-14
APPENDIX	2-16



Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

© Intel Corporation, 1978

puter designed to be used as a universal peripheral interface device in a microcomputer system. The device is based on a completely self-contained 8-bit microcomputer with program memory, data memory, CPU, I/O, event timer, and clock oscillator, in a single 40-pin package. A bus interface is included which enables the UPI-41 to be used as a peripheral controller in MCS-48, MCS-80, MCS-85 and other 8-bit microcomputer families. The device is designed for keyboard scanning, printer control, display multiplexing and similar applications which involve interfacing peripheral devices to microcomputer systems.

The UPI-41 is fabricated with N-channel MOS technology and requires only a single 5-volt supply for operation. It has 1K words of program memory and 64 words of data memory on-chip. Both ROM (8041) and EPROM (8741) versions are available and the two are completely pin compatible. The instruction set of the UPI-41 is almost identical to that of the MCS-48. A single byte data register on the UPI-41 interfaces directly to an 8-bit master processor bus to handle asynchronous data transfer to and from the master system. A separate 4-bit register is used to indicate the status of data transfer. Two 8-bit TTL-compatible I/O ports plus two single-bit test inputs are available. I/O can be expanded further by using the 8243 I/O expander device. A separate register in the UPI-41 is used as an event counter or interval timer.

Because it is a complete microcomputer, the UPI-41 provides more power and flexibility than conventional LSI interface devices. For instance, the UPI-41 can be programmed as a peripheral interface for any of the low-cost drum or dot matrix printers currently on the market. In addition to controlling the printer, the UPI-41 can handle zero suppression, limit-checking, formatting and other computations, thereby unburdening the master processor. This type of distributed intelligence, made possible by the UPI-41, greatly enhances overall system capability while reducing cost and development time.

This application note describes how the UPI-41 can be used to implement an interface to a matrix printer. The printer chosen is fairly typical of a large class of printers which minimize total system cost by reducing the mechanical content at the expense of more sophisticated electronic requirements. The UPI-41, with its high degree of capabil-

UPI-41 read the "Intel UPI-41 User's Manual" before proceeding in this document.

THE LRC PRINTER

The LRC Model 7040 printer is a matrix printer manufactured by LRC Inc. of Riverton, Wyoming. Capable of printing up to 40 columns of alphanumeric information, this printer is mechanically simple and should be ideal for a variety of applications such as point of sale terminals and data logging. While this note concentrates on the Model 7040 printer, the techniques discussed should be applicable to a variety of similar printers which are currently available.

The printer (Figure 1) consists of four major subassemblies, the frame, the print head, the main drive, and the paper handling components. The frame is an aluminum extrusion which provides a suitable base for mounting the various components of the printer. The print head consists of seven solenoids which each drive stiff wires to impact the paper through the inked ribbon. At the solenoid end of the print head these wires are arranged in a circular fashion. Where these wires impact the printer, however, the wires are arranged in a vertical column. To see how this arrangement can be used to print alphanumeric characters refer to Figure 2. The figure shows a 5 X 7 matrix of "dots". The columns are labeled C1 through C5; the rows are labeled as Row 1 through Row 7. Each row corresponds to one of the solenoiddriven wires. The entire print head assembly is moved left to right across the paper so that at T1 it is over C1, at T2 it is over C2, and so on. If the correct solenoids are activated at each of these times (T₁-T₅) then a character can be formed. Figure 2 shows the character "A" formed. At T₁ solenoids one through five were active, at T2 solenoids four and six were active, and so on until the complete character was formed. The complete character is formed by choosing the correct pattern of active solenoids for each of five instants in time.

The print head is moved across the paper by the main drive. The main drive consists of a 24-pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it. A pin attached to the print head rests in this groove so that as the drum rotates at a constant speed the print head is driven back and forth across the paper. Printing is accomplished by controlling

the activation of the solenoids as the print head is driven from left to right across the paper. When the end of the print area occurs the spiral groove reverses the direction of the head motion. As the left-hand edge of the paper is reached a cam attached to the drum activates the HOME microswitch and the groove again reverses the motion of the head. When the print head is again over the print area and travelling in the left to right direction the microswitch is deactivated. The printer controller uses the trailing edge of the signal generated by the microswitch to initiate the printing of a new line of information.

Paper feed is accomplished by a second synchronous motor which can be activated to feed paper through the mechanism. A switch is provided which is activated while the actual line feed is occurring. The control logic can use the trailing edge of the signal generated by this switch to turn off the line feed motor. A version of the printer with automatic line feed is available.

INTERFACE SIGNALS

The interface signals to the printer consists of a pair of wires for each solenoid, a pair of wires for each motor (main drive and line feed), a pair of wires returning the state of the HOME microswitch, and a pair of wires returning the state of the LINEFEED microswitch.

The solenoids must be driven from a 40 ±4 volt source. The peak current is approximately 3.6A, the average current is approximately 0.5A. A circuit providing the required drive is shown in Figure 3. The output stage, consisting of the 2N6045 Darlington transistor, the 1N4002 catching diode, and the 20-ohm damping resistor, is the




Figure 1. LRC Model 7040 Printer

one suggested by the manufacturer of the printer. The input stage is a discrete implementation of a DTL gate. Note that the base-emitter junction of the 2N6045 will protect the 2N2222A transistor from over-voltage on its collector. This circuit has several features which are important to the printer interface:

- 1. All solenoid power (including the power used to drive the base of the power transistor) is derived from the 40-volt supply.
- Disconnecting the drivers from the UPI-41 or the loss of the 5-volt supply to the UPI-41 will result in the solenoids being turned off.





Figure 2. 5 x 7 Dot Matrix

The first feature of the drivers will minimize the impact of the printer and its interface on the 5-volt supply of the system. The second feature prevents the activation of the solenoids erroneously during power on/off cycles or during system checkout. This is an important point since the solenoids will be damaged if left activated continuously. (During the debug of the design described in this note fuses were added to the solenoid drivers to protect them from mishap.)

The two motors can each be driven as shown in Figure 4. The Monsanto MCS-6200 is an optically-coupled TRIAC which is ideal for driving the small synchronous motors in the printer. Coupled with a buffer this part provides a simple means of controlling the motor without sacrificing the isolation required for safe and reliable operation.

Figure 5 shows a UPI-41 used as an interface between an Intel® 8085 and an LRC Model 7040 printer. The drivers which have already been described have been used to interface the TTL outputs of the 8741 to the levels required by the printer. The two contact closure outputs from the printer (PAPERFEED and HOME) have been filtered and applied to the TEST0 and TEST1 inputs of the UPI-41. Bit 5 of output port 2 has been designated as an interrupt pin which will be used to request service from the 8085.








Figure 4. Motor Driver





TIMING

The relative timing of the interface signals to the printer is shown in Figure 6. Actual printing commences when the main drive switch signal goes into the print ready state. This edge indicates that the print head is scanning across the paper in the left to right direction and that the printer is ready to start the actual printing of characters. When this edge occurs the UPI-41 must start transmitting pulses to each of the seven solenoids. The timing for these pulses is shown on the last line of Figure 6. A pulse of about 400 microseconds is used to generate a dot on the paper; a pause of about 900 microseconds between these pulses satisfies the duty cycle restrictions of the solenoids and provides a space between dots. Since the printer does not provide any feedback to the UPI-41 which would indicate the position of the print head, it is necessary for the UPI-41 to decide when to fire each solenoid based on timing information it maintains internally. The specifications of the printer allow 310 milliseconds for the print head to traverse the print area. The maximum repetition rate at which the solenoids can be fired is once every 1.3 milliseconds. The maximum number of dots that can be printed in the available print area is then 310/1.3 = 238. After the last dot has been printed the line feed motor can be activated. The motor should remain activated until the line feed switch makes the off to on to off transition; this takes about 200 milliseconds. After the line feed motor is deactivated the next time of interest is when the main drive signal goes to the inactive state. At this point the printing of a complete line, including the necessary line feed, has been accomplished and the UPI-41 must prepare itself for the reactivation of the main drive switch. The activation of this switch will indicate that the printing of the next line can commence.

SOFTWARE

The software system necessary to drive the LRC printer can be thought of as two main parts, each with an associated data structure. A block diagram of the system is shown in Figure 7. All the items shown above the dotted line are associated with the BUFFER MANAGER (BMGR) program part. All items shown below the dotted line are associated with a PRINTER SERVICE ROUTINE (PSR).




Figure 6. Printer Timing




Figure 7. Software Block Diagram

The BUFFER MANAGER is responsible for all interaction with the master processor (i.e., the 8085 in Figure 5). The data structure associated with BMGR is a 40-character buffer which is used to store the characters as they are received from the master processor. BMGR maintains two pointers which are used to access the buffer; these pointers are shown as INPUT POINTER and OUT-PUT POINTER in the diagram and are implemented as UPI-41 registers R₀ and R₁, respectively. The input pointer (INPNT) is kept pointing to the last character loaded into the buffer, the output pointer (OUTPNT) is kept pointing to the next character to be printed. BMGR has two major interfaces, the INPUT BUFFER, which is used to communicate with the master processor, and the register shown in the figure as OUTPUT BUFFER. This register, which is implemented with register R₃ of the UPI-41, is used to communicate with the printer service routine (PSR). A character to be printed is placed in the output buffer (OBUF). When PSR is ready to print the character it moves it from OBUF to its own buffer (PBUF) which is labeled as PRINT BUFFER in the diagram. After the character is moved the output buffer is overwritten by a predetermined value which indicates that PSR has accepted the character. BMGR will load a character into the output buffer only if it currently is equal to this value.

The printer service routine utilizes the TIMER to keep track of the current position of the print head. At the appropriate times it causes the sole-noid drivers to be pulsed so that the character stream it sees in PBUF is printed. Based on the contents of PBUF and the contents of ICNT, which indicates the active column of the current character, PSR looks up the appropriate column data to be printed in the character generator tables. This data is stored in the HAMMER BUFFER until the precise time that it should be presented to the hammer drivers via the I/O bits in PORT 1. ICNT and the HAMMER BUFFER are implemented as UPI-41 registers 5 and 7, respectively.

DETAILS OF THE BUFFER MANAGER

Before BMGR can be discussed in detail, the manner in which it utilizes the character buffer must be understood. Figure 8 shows the operation of the buffer while two lines of data are input to the UPI-41 and subsequently printed. In order to keep the discussion manageable, this figure is drawn as if the printer were capable of printing only four

characters per line. The two lines of characters to be printed are:

ABCD 1234




Figure 8. Buffer Operation

It should be noted that the buffer contains 5 bytes, one more than the number of print positions. The extra byte is a "phantom address" which, when pointed to by the output pointer, indicates that the section of BMGR which services the printer service routine is inactive. This state must be allowed because the actual print operation cannot begin until the complete line has been input to the buffer. If this rule were not enforced, some underrun protocol would have to be established to handle the situation of the input stream from the master processor failing to keep up with the print head.

Figure 8a shows the buffer in its initial state. The input pointer is set to the last real position in the buffer and the output pointer is set to the phantom position. Figures 8b through 8f show the operation of the pointers as the characters "A", "B", "C", and "D" are loaded. In each case the

input pointer is incremented to point to the next available location and then that location is loaded with the character. The position of the output pointer is not changed until the last position of the buffer has been loaded. When this occurs, the output pointer is set to point at the first character of the buffer. The operation of the pointers thus far can be described by the following algorithm:

```
INITIAL:
INPOINT:=BUFFER_MAX;
OUTPOINT:=BUFFER_MAX+1;
...
LOOP:
IF CHARACTER_AVAILABLE THEN
BEGIN
INPOINT:=(INPOINT+1) MOD BUFFER_LENGTH;
BUFFER(INPOINT):=CHARACTER;
IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN;
END;
GOTO LOOP;
END;
```

Obviously, if this loop were allowed to continue, the buffer would be overwritten by the next line of text before the first could be printed. This can be prevented by modifying the algorithm as follows:

```
LOOP:

IF CHARACTER_AVAILABLE THEN

BEGIN

TEMP:=(INPOINT+1) MOD BUFFER_LENGTH;

IF TEMP<>OUTPOINT THEN

BEGIN

INPOINT:=TEMP;

BUFFER(INPOINT):=CHARACTER;

IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN;

END;

END;

GOTO LOOP;
```

This modification will "freeze the action" at Figure 8f until the output pointer is incremented. When this occurs the input procedure will immediately load the input data over the character that was just printed (assuming that data is available to the procedure at a higher rate than can be printed). The defined interface with the printer service routine allows a character to be removed from the buffer and placed in the output buffer whenever the output buffer contains the value placed there by the PSR, indicating that it has accepted the character that was previously in the output buffer. If this value is called EMPTY_FLAG then the complete buffer handling procedure can be defined as follows:

```
INITIAL:
INPOINT:=BUFFER_MAX;
OUTPOINT:=BUFFER MAX+1;
 LOOP:
 IF CHARACTER_AVAILABLE THEN
 BEGIN
    TEMP:=(INPOINT+1) MOD BUFFER_LENGTH;
    IF TEMP<>OUTPOINT THEN
    BEGIN
 INPOINT:=TEMP;
BUFFER(INPOINT):=CHARACTER
IF INPOINT=BUFFER_MAX THEN
    OUTPOINT:=BUFFER MIN:
END;
  IF OUTPUT_BUFFER=EMPTY_FLAG THEN
       IF OUTPOINT <= BUFFER MAX THEN
       BEGIN
          OUTPUT BUFFER:=BUFFER(OUTPOINT);
          OUTPOINT:=OUTPOINT+1:
       END.
END;
END:
 GOTO LOOP:
```

Examination of Figures 8g through 8r will show how this algorithm maintains the buffer. If there is an open position and a character is available, it is placed in the buffer. When a complete line is in the buffer, printing is initialized by setting the output pointer to BUFFER_MIN. As the last character of a line is printed, the output pointer is incremented to point at the "phantom location" until the next line is completely entered. It should also be noted that if the input stream is faster than the print operation, then after the last character of a line is printed only one character need be input before printing can resume (see Figures 81, m, and n). Frame r shows that after all available characters have been printed the state of the buffer is the same as it is initially. This is obviously a desirable feature.

The flowcharts for the complete BUFFER MANA-GER are shown in Figures 9a and 9b. The corresponding code can be found starting at label BMGR of the program listings (see appendix). The flowcharts follow the algorithm that has been discussed very closely. Some additions have been made to implement logic not associated with the buffer. The first difference is that when a byte is in the input buffer it is tested to determine whether it is a command byte or a data character before further action is taken. Only two commands are recognized; one to set, and one to reset, the internal interrupt enable flag. This flag, which is

implemented as bit zero of PORT2 determines whether or not the UPI-41 will assert an interrupt to the master processor when it is able to accept a new character. Two additional deviations can be noted in Figure 9a: the first is that the motor of the printer will be turned on whenever a data character is received, the second is that if an end of line code (i.e., an ASCII line feed) is received, then, instead of storing it in the buffer, a mode is entered which fills the remaining buffer locations with space characters. This mode is enabled by bit one of PORT2. Note that utilizing otherwise unused bits of PORT2 for program status allows convenient testing and setting by the software and also enables external monitoring of the program operation.




Figure 9a. Buffer Manager Flowchart

The last addition to the algorithm can be seen in Figure 9b where instead of going directly back to the start of the program after servicing the printer, a test is made to determine if the interrupt to the master processor should be asserted. This interrupt is set if the enable bit is set and there is also room in the buffer for at least one more character. After this test, control is passed back to the beginning of BMGR.




Figure 9b. Buffer Manager Flowchart

PRINTER SERVICE ROUTINES

The Printer Service Routine must convert the characters given to it by the Buffer Manager into an appropriately timed stream of pulses to the solenoids. Because the PSR is extremely time-dependent, it was implemented as an interrupt-driven routine which is given control when the timer overflow occurs. This allows exact timing of the solenoid firings without requiring software delay loops. If the timing had been generated by such loops, synchronization would have been lost when the delay loops were interrupted in order to service the master processor.

If a hardware design of a controller for the printer were being undertaken, a convenient place to start would be to generate a state transition diagram which shows all the states that can be entered and how control can transfer from state to state. This hardware design technique is often useful in software design and was, in fact, used to develop the PSR. The state diagram of the PSR is shown in Figure 10. A total of eight states are necessary to implement the printer control function. Before discussing this diagram further, each of these states must be defined.

WPA: The WPA (Wait for Print Area) state is the state in which the system waits for the input from the printer which indicates that it is ready to start the actual printing of data.

TPA: During the TPA (Test Print Area) state the system digitally filters the signal from the printer to ensure that contact bounce is not causing an erroneous indication that the print area has started.

IPO: Transfer to the IPO (Initialize Print Operation) state occurs after the positioning of the print head over the print area has been verified. During this state the system initializes itself to start printing a line of text.

ICOL: The ICOL (Inter Column) state is used to time the period between the activation of the hammers. During this state the space between the dots of the characters is generated.

PCOL: During the PCOL (Print Column) state the hammers are energized if the particular character being printed requires a dot in the corresponding position.

ICHAR: The ICHAR (Inter Character) state is active between characters on a given line.

WFON: During the WFON (Wait for Feed On) state the system waits for the assertion of the feed pulse from the printers. This signal indicates that the process of feeding paper is occurring.

WFOFF: The system remains in the WFOFF (Wait for Feed Off) until the feed pulse goes inactive. This indicates that the required paper feed operation has been completed.

The state diagram, in addition to defining the allowable states, also defines how state to state transitions can be made. The general structure of this diagram shows that PSR is initiated by the occurrence of the timer overflow interrupt. When the interrupt occurs the contents of the HAMDAT (HAMmer DATa) register are immediately transferred to PORT1 which causes the hammer solenoids to be activated. Each of the eight possible states sets data into the register which should be output at the next timer overflow occurrence and starts the timer operating in a mode which will result in the main program (BMGR) being interrupted at the proper time. The following paragraphs describe the operation of each of the states




Figure 10. Print Control State Transition Diagram

in detail. The flowcharts of the routines can be found in Figure 11.

The WPA, CPA, and IPO states are all associated with the detection of the valid start of the print area. The WPA state sets the timer in the event count mode so that the edge of the print area signal can be detected, the CPA state digitally filters this input once it has been detected to ensure that noise has not caused a false input, and finally, the IPO state initializes the system to start the actual printing of data. The flowchart shows that the WPA state accomplishes the following actions:

- 1. Turns off the paper feed motor
- 2. Sets the filter count (for the CPA state)
- 3. Sets HAMDAT to zero
- 4. Sets STATE to one.

The timer is set to event count with an initial value of OFFH. This will cause a timer overflow interrupt the next time a negative transition occurs on the TEST1 input. Since this input is tied to the signal from the PRINT AREA switch, this interrupt should occur when the start of the print area is reached. The WPA state sets the STATE register to cause the TPA state to be entered when this interrupt occurs. Each time the TPA (Test Print Area) state is activated the software checks to ensure that the print area switch is in the proper state; if it is not, then all the actions of state zero are repeated (except turning off the motor), since a false start of print area has occurred. If the test reveals that the print area switch is in the proper state, then the filter count is reduced by one and the timer is started with an initial value of OFFH, the minimum attainable timer increment. The STATE register is set to repeat the TPA state unless the filter count has reached zero; when this occurs the IPO state is selected. The IPO state, which is responsible for the initialization of the actual print operation, first tests the output buffer register to determine if there is any data for it to print. If this test is unsuccessful the printer main drive motor is turned off. the TPA state is reinvoked and the timer is started in the event count mode so that it can detect the next start of print area. At first glance this seems somewhat fruitless since the event required cannot happen if the motor is not turning. By referring back to Figure 9, however, it can be seen that BMGR turns on the motor whenever it has a data character from the master computer. The reception of a character will always allow the PSR to find the next print area. If, when the IPO state makes its

test, there is data in the output buffer then the data is moved to the print buffer and the output buffer is set to the empty value. After this is accomplished, a counter is set to the number of columns to be printed per character (seven in this case—see comment by CGEN label in program listing), the STATE register is set to the ICOL state and the timer is set to time the intercolumn time. (The intercolumn time is the time that elapses between each possible column of the character.) Before exiting from this state the first column of data for the hammbers is generated by the COLUMN routine and placed in the HAMDAT register.

The three states already discussed set the printer up so that it is ready to print. The next three states are repeated sequentially until the entire line of data has been printed. The ICOL state is probably the simplest of the states. When it is invoked the hammers have just been fired by the entry into the PSR. All that the ICOL state does is to set the timer to time the proper duration of the hammer strikes, clear the HAMDAT register, and set the STATE register to the PCOL state. The PCOL state, only slightly more complicated than the ICOL state, first decrements the column count. If the end of a character is detected (count equal zero), the HAMDAT register is cleared and the STATE register is set to invoke the ICHAR state. If the end of a character is not detected then the COLUMN routine is again used to determine the next data to be sent to the hammers and the ICOL state is reinvoked. When the ICOL state is active two things can happen, depending on whether there is more data to print. If there is data in the output buffer then a series of actions similar to those of the IPO state occur to reinitialize the printing of a character; if there is no more data in the line then the paper feed motor is turned on. HAMDAT is cleared, and the STATE register is set to the WFON state. The timer is set for approximately one millisecond so that the state of the paper feed switch can be sampled periodically by the WFON and WFOFF states.

The WFON and WFOFF states continue to set the timer to the one millisecond sample rate, the WFON state reinvokes itself until the paper feed switch input is detected and then it invokes the WFOFF state. The WFOFF state reinvokes itself until the paper feed switch is detected in the off state and then invokes the WPA state. The sole purpose of the WFON and WFOFF states is to ensure that an off to on to off transition occurs on

the paper feed switch. When this criterion is satisfied the WPA state is invoked which first turns off the paper feed motor and then proceeds to print the next line of data.

CONCLUSION of loads 4 100 vol testimos sos -

The UPI-41 has been shown to be easily capable of controlling the LRC matrix printer with no external logic other than drivers and receivers. The program listings which implement the algorithms discussed are shown in Appendix A. It should be noted that no attempt has been made to minimize the amount of code in the program; the emphasis

was on clarity of operation and ease of implementation. A careful programmer should be able to significantly reduce the amount of code space needed, especially in the printer service routine which duplicates much code in each STATE. Even with this relatively loose coding the printer control function, including the complete character tables, easily fit within the memory available in the UPI-41. The extra room in memory could be used to implement such extra features as tabulation, printing prestored messages, or even limited graphic capabilities. The power and flexibility of the UPI-41 make such features easy to implement.






Figure 11. PSR Flowchart

LOC OBJ	SEQ	SOURCE	STATEMENT
	1 2 3;**		
	4;		***************
	5;		LIC PRINTER CONTROLLER
	5678901234567.	THIS I LRC PI UPI-41 TO EN/ INTERI FOR AN BY OUT BY OUT IS IMI	PROGRAM IMPLEMENTS THE CONTROL OF THE RINTER WITH THE UPI-41. DATA IS INPUT TO THE 1 AS SIX BIT ASCII. COMMANDS ARE PROVIDED ABLE OR DISABLE THE GENERATION OF AN RUPT WHEN THE UNIT IS READY VOTHER DATA CHARACTER. THE INTERRUPT IS ENABLED FUTING 03H TO THE CONTROL CHANNEL AND DISABLED TPUTING 02H, WEEN ENABLED THE INTERRUPT PUTING 02H, WEEN ENABLED THE INTERRUPT PLEMENTED AS A POSITIVE GOING EDGE ON P25.
	16; N 17; N 18; 20; 21; **	OTE: A PL/M THIS I THE CO	M LIKE LANGUAGE WAS USED TO COMMENT PROGRAM, NO COMPILER EXISTS FOR THE UPI-41. DMMENTS WERE 'HAND COMPILED' INTO UPI-41 BLY LANGUAGE.
	21 ;**	******	***************
	25 26 ;** 27 ; 28 ; 29 ;**	******	*************
	28;	REGIST	TER ASSIGNMENTS
	30 ;**	*****	**************
0007	31 32 33 HAM	DAT EQU	R7
0006 0005	34 STA 35 ICN	TE EQU T EQU	R6 R5
0004 0003	36 PBU 37 OBU	F. EQU	R6 R5 R4 R3 R2
0002 0001 0000	38 TES 39 OUT 40 INP	PNT EQU	RZ RI RØ
	41	WI LQU	
	43	******	****************
	45 ; 46 ;		EQUATES
	47 ;**	*****	***************
00A0 FFFE	49 50 TIC 51 THO	K EQU	160
FFFD FFF8	52 THO	FF EOU	-320/TICK -480/TICK -1280/TICK
FFFA	54 TLF 55 FIL	EED EQU	-1280/TICK -1000/TICK 640/TICK
	56 57		
	53 TIN 54 TLF 55 FIL 56 57 58 ;**		***************
	61 :		AM MASKS ***********************************
00FF	62 ;** 63 64 EMT		ØFFH
0007 007F	65 IMA 66 PFE	X. EQU	07H 7FH
00BF 0001	67 MOT 68 INT	ON EQU ENA EQU	ØBFH Ø1H
0002 000A	69 FMO 70 EOL	DE EQU EQU	02H 0AH
0020 0020 0020 0018 0018	71 EXC 72 SPA	EÕU LAIM EÕU CE EÕU	0AH 021H 20H 20H 18H 18H 3FH
0018 0018	73 EXR 74 QPT 75 BMI	EQ EÕU MÎN EÕU N EÕU X EÕU	20n 18H
003F	71 EXC 72 SPA 73 EXC 74 QPT 75 BMI 76 BMA 77 78 79 \$	X EQU	3FH
	78 79 \$	EJECT	






```
LOC OBJ
                                     SEQ
                                                                SOURCE STATEMENT
                                                                                                                      DO; /*CASE 4,PRINTING COL I OF CHAR */
TIME(HAMMER$OFF);
                                       A, #THOFF
T, A
006B 23FD
006D 62
006E 55
                                                                 MOV
MOV
STRT
                                                CASE4:
                                                                                                                            I=I-1;
IF I=0 THEN
DO;
STATE=5;
HAMMER$DATA=0;
                                                                                   ICNT,C4ELS
STATE,#5
A,#0
C4END
006F ED77
0071 BE05
0073 2300
0075 047B
                                                                  DJNZ
MOV
MOV
JMP
                                                                                                                            ELSE DO;
STATE=3;
HAMMER$DATA=COLUMN(PBUF,I);
                                                                                                                             END;
0077 BE03
0079 54E0
                                                C4ELS:
                                                                                   STATE,#3
                                                                  CALL
                                                                                   COLUMN
                                                                                                                      END; /* END OF CASE 4 */
                                                                                   A, HAMDAT
007B 2F
007C 93
                                                C4END:
                                                                                                                      DO; /*CASE 5, INTERCHARACTER SPACE */
TIME(INTERSCHAR);
007D 23F8
007F 62
0080 55
                                                                                   A, #TINTER
T, A
                                                CASE5:
                                                                  NOV
NOM
                                                                  STRT
                                                                                                                             IF OBUF<>EMPTY$FLAG THEN
                                                                                                                          IF OBUF:
DO;
PBUF=OBUF;
OBUF=EMPTY$FLAG;
I=IMAX;
STATE=3;
HAMMER$DATA=COLUMN (PBUF, I);
0081 FB
0082 D3FF
0084 C692
0086 FB
0087 AC
0088 BBFF
0088 BD07
008C BE03
008E 54E0
0090 049C
                                                                                  A,OBUF
A,#EMTFLG
C5ELS
A,OBUF
PBUF,A
OBUF,#EMTFLG
ICNI,#IMAX
STATE,#3
COLUMN
C5END
                                                                  MOV
XRL
JZ
MOV
MOV
MOV
MOV
MOV
CALL
JMP
                                                                                                                            ELSE DO;
TIME(LINESFEED);
PAPERSFEED=ON;
STATE=6;
HAMMER$DATA=0;
                                                                                                                             END;
0092 23FA
0094 62
0095 55
0096 9A7F
0098 BE06
009A 2300
                                                                                  A,#TLFEED
T,A
T
P2,#PFEED
STATE,#6
A,#0
                                                                 MOV
MOV
STRT
ANL
MOV
MOV
                                                C5ELS:
                                        285
286
287
288
289
290
291
                                                                                   A,HAMDAT
                                                                                                                      END; /* END OF CASE 5*/
009C 2F
009D 93
                                                                 XCH
RETR
                                                C5END:
                                                                  EJECT
```

```
LOC OBJ
                                 SEQ
                                                         SOURCE STATEMENT
                                                                                                          DO; /*CASE 6,WAITING FOR FEED ON */
TIME(LINESFEED);
IF PFS=1 THEN
DO;
STATE=7;
                                    293456789
293456789
293456789
293456789
293456789
                                                                                                                END;
                                                                          A, #TLFEED
T, A
009E
00A0
00A1
00A2
00A4
00A6
         23FA
62
55
26A8
BEØ7
Ø4AA
                                                          MOV
MOV
STRT
JNTØ
                                           CASE6:
                                                                           C6ELS
STATE,#7
C6END
                                                                                                               ELSE DO;
STATE=6;
END;
00A8 BE06
                                           C6ELS:
                                                                           STATE, #6
                                                                                                          HAMMER$DATA=0;
END; /*END OF CASE 6 */
                                                                          A,#Ø
A,HAMDAT
                                                           MOV
XCH
RETR
                                           C6END:
                                                                                                          DO; /*CASE 7, WAITING FOR FEED OFF */
TIME(LINESFEED);
IF PFS=0 THEN
DO;
STATE=0;
                                                                                                                END;
         23FA
62
55
36B8
BE00
                                                                          A, #TLFEED
T, A
T
C7ELS
STATE, #Ø
C7END
                                                           MOV
MOV
STRT
JTØ
MOV
JMP
                                           CASE7:
00B0
00B1
00B2
00B4
                                                                                                           ELSE DO;
STATÉ=7;
END;
HAMMER$DATA=0;
END; /*END OF CASE 7 */
00B8 BE07
00BA 2300
00BC 2F
00BD 93
                                                           MOV
MOV
XCH
                                                                          STATE,#7
A,#0
A,HAMDAT
                                           C7ELS:
C7END:
                                                                                                       END; /* END OF CASE BLOCK */
                                    THIS SEGMENT CONTROLS THE HANDSHAKING BETWEEN THE CONTROLLER AND THE MASTER PROCESSOR.
                                                                                          ; /BMGR-BUFFER MANAGER*/
                                                                                              DO; IF IBF=FULL THEN
                                                                                                    DO;
IF TYPE=DATA THEN
                                                                                                        DO;
MOTOR=ON;
TEMP=INCQPT(INPNT);
0100
                                                                           100H
                                                           ORG
0100 D647
0102 7636
0104 9ABF
0106 F8
0107 3470
                                                           JNIBF
                                                                           BBPRT
                                           BMGR:
                                                           JF1
ANL
MOV
                                                                           BBCMD
P2,#MOTON
A,INPNT
INCQPT
                                                           CALL
```

```
LOC OBJ
                                                                                                                                    SEQ
                                                                                                                                                                                                                                   SOURCE STATEMENT
                                                                                                                                                     IF TEMP<>OUT$POINT THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                  DO;
INSPOINT=TEMP;
IF FILL$MODE=ON THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  DO; TEMP=SPACE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ELSE DO;
TEMP=INPUT$BUFFER;
INTERRUPT=OFF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  INTERNOT :

INTERN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TEMP=SPACE;
END;
IF TEMP=CONTROLSCODE THEN TEMP='1';
BUFFER(INSPOINT)=TEMP AND 03FH;
IF INSPOINT=BUFFERSMAX THEN
DO;
FILLSMODE=OFF;
OUTSPOINT=BUFFERSMIN;
                                                                                                                                                                                                                                                                                                                                                                                                                                                   END;
    0109 D9
010A C647
010C D9
010D A8
010E 0A
010E 0A
010E 0A
0111 22
0112 9ADF
0112 2320
0118 030A
011A 9620
011C 8402
011C 2428
0120 D30A
0124 B228
0120 D30A
0124 B228
0126 2321
0128 5331
0128 5331
0128 5331
0128 5331
0129 5447
0130 9AFD
0130 9AFD
0132 8918
                                                                                                                                                                                                                                               XRL
JZ
                                                                                                                                                                                                                                                                                                                A, OUTPNT
BBPRT
                                                                                                                                                                                  BBL1:
                                                                                                                                                                                                                                                                                                              A,OUTPNT
INPNT,A
A,P2
FILL
                                                                                                                                                                                                                                                  XRL
MOV
IN
JB1
                                                                                                                                                                                                                                                                                                              A,DBB
P2,#NOT(EXREQ)
BBLIA
A,#SPACE
A,#EOL
BBLIB
                                                                                                                                                                                                                                                  IN
ANL
JMP
MOV
                                                                                                                                                                                  BBLlA:
                                                                                                                                                                                                                                                  XRL
JNZ
ORL
JMP
                                                                                                                                                                                                                                                                                                                P2, #FMODE
BBLIC
                                                                                                                                                                                                                                                  XRL
JB6
JB5
                                                                                                                                                                                                                                                                                                                A, #EOL
BBL1C
BBL1C
                                                                                                                                                                                  BBLlB:
                                                                                                                                                                                                                                                                                                              BBLIC
A,#EXCLAIM
A,#03FH
@INPNT,A
A,INPNT
A,HEMAX
BBPRT
P2,#NOT FMODE
OUTPNT,#BMIN
BBPRT
                                                                                                                                                                                                                                                  MOV
MOV
XRL
JNZ
ANL
MOV
                                                                                                                                                                                  BBL1C:
                                                                                                                                                                                                                                                   JMP
                                                                                                                                                                                                                                                                                                                                                                                                                                      ELSE DO; /*TYPE IS COMMAND*/
INTERRUPT=OFF;
IF (PORTO AND 3)=2 THEN INTENA=OFF;
IF (PORTO AND 3)=3 THEN INTENA=ON;
                                                                                                                                                                                                                                                                                                                                                                                                                                       END;
          0136
0137
0139
013B
013D
013F
0141
0143
0145
                                             22
9ADF
53Ø3
323F
2447
1245
9AFE
2447
8AØ1
                                                                                                                                                                                                                                                                                                              A,DBB
P2,#NOT(EXREQ)
A,#3
BBL2
                                                                                                                                                                                  BBCMD:
                                                                                                                                                                                                                                                  IN
ANL
                                                                                                                                                                                                                                                  ANL
JB1
                                                                                                                                                                                                                                                JMP
JBØ
ANL
JMP
ORL
EJECT
                                                                                                                                                                                                                                                                                                                 BBPRT
                                                                                                                                                                                                                                                                                                                BBL3
P2,#NOT INTENA
BBPRT
P2,#INTENA
                                                                                                                                                                                  BBL2:
                                                                                                                                                                                    BBL3:
```



```
LOC OBJ
                                                SEQ
                                                                                SOURCE STATEMENT
                                                                ************************
                                                  COLUMN IS CALLED WITH ICNT EOL TO THE CURRENT COLUMN NUMBER AND PBUFF EOL TO THE CHARACTER TO BE CONVERTED.

COLUMN RETURNS THE APPROPRIATE COLUMN OF DATA FROM THE CHARACTER GENERATER TABLE, COLUMN IS LOCATED IN PAGE 2 FOLLOWING THE FIRST HALF OF THE TABLE.
                                                                                                         2EØH
 Ø2E0
                                                                                   ORG
                                                                                                                                     PROCEDURE COLUMN (PRINT$BUFFER, ICNT);
                                                                                                                                             FLAG0=NOT PRINT$BUFFER[5];
PRINT$BUFFER[5]=0;
TEMP=7*(PBUF+1)-ICNT
IF FLAG0=OFF THEN
                                                                                                                                            DO;
TEMP=MP3 (TEMP);
PRINT$BUFFER[5]=1;
                                                                                                                                            END;
ELSE DO;
TEMP=MP2(TEMP);
                                                                                                                                    END;
             FC
85
B2E5
95
531F
AC
E7
E7
E7
                                                             COLUMN: MOV
CLR
JB5
                                                                                                         A PBUF
Ø2E2
Ø2E4
Ø2E5
Ø2E7
Ø2E8
                                                                                                          NOSET
                                                                                    CPL
                                                                                                          FØ
                                                                                   ANL
MOV
RL
RL
                                                             NOSET:
                                                                                                               #ØlFH
                                                                                                         A,#Ø1FE
PBUF,A
                                                                                                         AAA
                                                                                   RL
CPL
ADD
ADD
CPL
ADD
JFØ
02EA
02EB
02EC
                                                                                                         A
A, PBUF
A, ICNT
A
A, #7
PAG2
A, @A
A, PBUF
A, #20H
A, PBUF
02EB 37

02EC 6C

02ED 6D

02EE 37

02EF 0307

02F1 86F9

02F3 E3

02F4 2C

02F5 4320

02F7 2C

02F8 83

02F8 83
                                                                                  MOVP3
XCH
ORL
XCH
RET
                                                                                   MOVP
RET
                                                             PAG2:
                                                                                                         A, @A
                                                              **********************
                                                  CHARACTER GENERATER TABLES.
THE FIRST HALF OF THESE TABLES IS IN PAGE 2. FOLLOWING THIS HALF
IS THE COLUMN SUBROUTINE. THE SECOND HALF OF THE TABLE IS
IN PAGE 3. THE PLACEMENT OF THESE TABLES IS TO TAKE
ADVANTAGE OF THE MCS-41 MOVP AND MOVP3 INSTRUCTIONS.
                                                                 THE CHARACTERS ARE FORMED BY A SEVEN BY SEVEN MATRIX OF DOTS, EACH DOT POSITION CORRESPONDS
TO ONE HALF THE NORMAL DOT SPACING OF THE LRC PRINTER,
TO PREVENT EXCEEDING THE "BANDWIDTH" OF THE SOLENOIDS
THE CHARACTERS ARE FORMED SO THAT THE SAME SOLENOID IS
NOT ENERGIZED TWICE IN SUCCESSION, CONSTRUCTING THE
TABLE IN THIS MANNER ALLOWS THE FORMATION OF A CHARACTER IN ONLY
4 PRINT COLUMNS SINCE THREE OF THE DOTS WILL APPEAR BETWEEN
NORMAL COLUMN POSITIONS,
                                                                  THE COMMENT FIELD OF THE TABLE SHOWS THE BIT PATTERN OF THE CHARACTERS. THE SPACING OF THE PRINTER CHARACTERS CAUSES DISTORTION OF THE CHARACTERS BUT THE PATTERN IS STILL DISCERNABLE.
```

LOC OBJ	SEQ	SOURCE S	STATEMENT			
0200 HENRI II III	601 602 603	ORG	200H			
0200 0C 0201 22 0202 41 0203 58 0204 01 0205 48 0206 00	604 605 606 607 608 611 611	DB DB DB DB DB DB DB DB	ØCH 22H 41H 58H Ø1H 48H ØØH	** * * * * * * * * * * * * * * * * * *	;	[AT]
0207 0F 0208 10 0209 24 020A 40 020A 40 020B 24 020C 10 020D 0F	610 6112 613 614 615 616 617 618 620	DB DB DB DB DB DB DB	ØFH 1ØH 24H 4ØH 24H 1ØH ØFH	* ***	;	[A]
020E 7F 020F 00 0210 49 0211 00 0212 U8 0213 55 0214 22	621 622 623 624 625 626 627 628 629 630	DB DB DB DB DB DB DB	Ø8H 55H	****** * * * * * * * *	* MMOGOC	[B]
0215 3E 0216 41 0217 00 0218 41 0219 00 021A 41 021B 22	6331 6332 6333 6335 6336 637	DB DB DB DB DB DB DB	3EH 41H ØØH 41H ØØH 41H 22H	***** * * * * * * * * * * * * * * * * *	,	[C]
021C 7F 021D 00 021E 41 021F 00 0220 00 0221 41 0222 3E	6338 6339 6441 6442 6444 645	DB DB DB DB DB DB DB	41H 00H 00H	; ****** ; * * ; * * ; * ****	;	[D]
0223 7F 0224 00 0225 49 0226 00 0227 49 0228 00 0229 41	646 647 648 649	DB DB DB DB DB DB DB	7FH ØØH 49H ØØH 49H ØØH 41H	****** * * * * * * *	\$44444 }	[E]
022A 7F 022B 00 022C 48 022D 00 022E 48 022F 00 023Ø 40	65012334 6555554 66556556566566566566566566566566666666	DB DB DB DB DB DB DB DB	7FH ØØH 48H ØØH 48H ØØH 40H	****** * * *	DABARO, INTERPOLATION BASE NI BASE NI	[F]
0231 3E 0232 41 0233 00 0234 41 0235 04 0236 41 0237 26	661 662 663 664 665 666 667 668 679 \$	DB		* **** * * * * * * * * * * * *	SHO OT:	[G]
	0/0 4	LOLCI				

LOC OBJ	SEQ	SOURCE	STATEMENT			
0238 7F 0239 00 023A 08 023B 00 023C 08 023C 08 023C 7F	671 672 673 674 675 676	DB DB DB DB DB DB	7FH 00H 08H 00H 00H 08H 00H 7FH	*	;	[H]
023F 00 0240 41 0241 00 0242 7F 0242 7F 0244 41 0245 00	678 679 681 682 683 684	DB DB DB DB DB DB DB	00H 41H 00H 7FH 00H 41H 00H	* *	;	[I]
0246 02 0247 01 0248 00 0249 01 024A 00 024B 01 024C 7E	686 687 688 689 690 691 693	DB DB DB DB DB DB DB	02H 01H 00H 01H 00H 01H 7EH	*	;	[J]
024D 7F 024E 00 024F 04 0250 14 0251 22 0252 41 0253 00	694 695 697 698 699 700 701	DB DB DB DB DB DB	7FH 00H 04H 14H 22H 41H 00H	* * * * *	;	[K]
0254 7F 0255 00 0256 01 0257 00 0258 01 0259 00 025A 01	702 703 704 705 706 707 708 710	DB DB DB DB DB DB	7FH 00H 01H 00H 01H 00H 01H	*	;	[L]
025B 7F 025C 40 025D 20 025E 18 025F 20 0260 40 0261 3F	711 712 713 714 715 716 717 718	DB DB DB DB DB DB DB DB DB	7FH 40H 20H 18H 20H 40H 3FH	* ** * *	;	[M]
0262 7F 0263 20 0264 10 0265 08 0266 04 0267 00 0268 7F	719 720 721 722 723 724 725 726	DB DB DB DB DB DB DB	7FH 20H 10H 08H 04H 00H 7FH	* * *	;	[N]
0269 3E 026A 41 026B 00 026C 41 026D 00 026E 41 026F 3E	727 728 729 730 731 732 733 733 7334 735	DB DB DB DB DB DB	3EH 41H 00H 41H 00H 41H 3EH	* *	;	[0]
0270 37 0271 00 0272 48 0273 00 0274 00 0275 48 0276 30	7336 7337 738 739 740 741 742 743	DB DB DB DB DB DB	37H ØØH 48H ØØH ØØH 48H 3ØH	* *	;	[P]
0277 3E 0278 41 0279 00 0274 40 027B 05 027C 42 027D 3D	743 744 745 746 747 748 749 75Ø	DB DB DB DB DB DB	3EH 41H ØØH 4ØH Ø5H 42H 3DH	* * *	;	[Q]

LOC	OBJ	SEQ	SOURCE	STATEMENT			
027F 0280 0281 0282 0283	7F 00 48 00 04 4A 31	751 752 753 754 756 757 757 759 760	DB DB DB DB DB DB DB	7FH 00H 48H 00H 04H 4AH 31H	****** * * * * * *	,	[R]
0286 0287 0288 0289 028A	32 49 00 49 00 49 26	761 762 763 764 765 766 767	DB DB DB DB DB DB DB DB DB	32H 49H 00H 49H 00H 49H 26H	* ** * * * * * *		[S]
028D 028E 028F 0290 0291	40 00 40 3F 40 00	768 769 771 771 772 773 774 775 776	DB DB DB DB DB DB DB	40H 00H ; 40H 3FH 40H ; 40H ; 40H ;	* ****** * *	C. 26	[T]
0294 0295 0296 0297	7C Ø2 Ø1 Ø0 Ø1 Ø2 7C	777 778 779 780 781 782 783 784	DB DB DB DB DB DB DB DB	7CH ; 02H ; 01H ; 01H ; 02H ; 7CH ;	*****		[U]
029E 029F	78 04 02 01 02 04 78	785 786 787 788 789 790	DB DB DB DB DB DB DB DB	78H ; 04H ; 02H ; 02H ; 04H ; 04H ; 78H ;	**** * * * * * * * * * * * * * * * *	0 7 1 0 2 1 0 0 2 1 0 0 2 1 0	[V]
02A2	7E 01 02 0C 02 02 01 7E	792 793 794 795 796 797 798 799 800	DB DB DB DB DB DB DB DB	7EH ; 01H ; 02H ; 02H ; 01H ; 7EH ;	***** * * * * * * * * * * *		[W]
02AB	41 22 14 08 14 22 41	801 802 803 804 806 807 808	DB DB DB DB DB DB DB DB	41H 22H 14H 08H 14H 22H 41H	* * * * * * * * *	7	[X]
02B0 02B1 02B2 02B3 02B4	40 20 10 0F 10 20 40	809 810 811 812 813 814 815 816 817 \$	DB	40H 20H 10H 0FH 10H 20H 40H	* * * * * * * * * * * * * * * * * * * *	A A A A A A A A A A A A A A A A A A A	[Y]

```
SOURCE STATEMENT
  LOC
                                                                     OBJ
                                                                                                                                                                                                                                                              SEQ
02B6 41
02B7 02
02B8 45
02B9 08
02BA 51
02BB 20
02BC 41
                                                                                                                                                                                                                                                                         8199912234456789991233333345678899912334456788999123344566788999123333333456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899912334456678899123344566788991233445667889912334456678899123344566789912334456678899123344566789912334456678991233445667899123344566789912334456678991233445667899123344566789912334456678991233445678991233445667899123344566789912334456678991233445667899123344567899123344566789912334456678991233445667899123344566789912334456789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344566789912344678912344678991234467899123446789912344678991234467899123446789912344678991234467899123446789912344678991234467899123446789912344678991234467899123446789912344678991234467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899124467899176467899176467991766799176789917678991766789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899176789917678991767899776789
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 41H
02H
45H
08H
51H
20H
41H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              [Z]
                                                                                                                                                                                                                                                                                                                                                                                                                                                         DB
DB
DB
DB
DB
DB
02BD 7F
02BE 00
02BF 41
02C0 00
02C1 41
02C2 00
02C3 41
                                                                                                                                                                                                                                                                                                                                                                                                                                                         DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 7FH
00H
41H
00H
41H
00H
41H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     [[]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     *
02C4 40
02C5 20
02C6 10
02C7 08
02C8 04
02C9 02
02CA 01
                                                                                                                                                                                                                                                                                                                                                                                                                                                         DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  [\]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 40H
20H
10H
08H
04H
02H
01H
02CB 41
02CC 00
02CD 41
02CE 00
02CF 41
02D0 00
02D1 7F
                                                                                                                                                                                                                                                                                                                                                                                                                                                            DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 41H
00H
41H
00H
41H
00H
7FH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                []]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ******
02D2
02D3
02D4
02D5
02D6
02D7
02D8
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ØØH
Ø4H
Ø8H
1ØH
                                                                                                                                                                                                                                                                                                                                                                                                                                                            DB
DB
DB
DB
DB
DB
                                                                           00
04
08
10
08
04
00
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  [UA]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Ø8H
Ø4H
ØØH
02D9 01
02DA 00
02DB 01
02DC 00
02DD 01
02DE 00
02DF 01
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    01H
00H
01H
00H
01H
00H
01H
                                                                                                                                                                                                                                                                                                                                                                                                                                                            DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              [_]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        *
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        * *
                                                                                                                                                                                                                                                                         869
8712;
88734
8774
88778
88778
88778
8881
8882
8884
8888
8889
8891
8891
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3894
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3994
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$3944
$394
                                                                                                                                                                                                                                                                                                                                                                     START OF SECOND HALF OF CGEN TABLE
                                                                                                                                                                                                                                                                                                                                            0300
                                                                                                                                                                                                                                                                                                                                                                                                                                                            ORG
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    300H
0300
0301
0302
0303
0304
0305
0306
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              00H
00H
00H
00H
00H
00H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  []
                                                                           00
00
00
00
00
00
00
                                                                                                                                                                                                                                                                                                                                                                                                                                                            DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
0307 00
0308 00
0309 00
030A 7D
030B 00
030C 00
030D 00
                                                                                                                                                                                                                                                                                                                                                                                                                                                            DB
DB
DB
DB
DB
DB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    00H
00H
00H
7DH
00H
00H
00H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [!]
                                                                                                                                                                                                                                                                                                                                                                                                                                                            EJECT
```

LOC OBJ	SEQ	SOURCE	STATEME	NT			
030E 00 030F 20 0310 40 0311 00 0312 20 0313 40 0314 00	895 896 897 898 899 900 901	DB DB DB DB DB DB DB	ØØH 2ØH 4ØH ØØH 2ØH 4ØH ØØH	* * * * * * * * * * * * * * * * * * *	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	["]	
0315 14 0316 00 0317 7F 0318 00 0319 7F 031A 00 031B 14	903 903 904 905 906 907 908 909 910	DB DB DB DB DB DB DB	14H ØØH 7FH ØØH 7FH ØØH 14H	* * ****** ******	;	[#]	
031C 00 031D 32 031E 49 031F 36 0320 49 0321 26 0322 00	911 912 913 914 915 916 917 918	DB DB DB DB DB DB DB	00H 32H 49H 36H 49H 26H 00H	* ** * * * * * * * * *	,	[\$]	
0323 51 0324 02 0325 54 0326 08 0327 15 0328 20 0329 45	919 920 921 922 923 924	DB DB DB DB DB DB	51H Ø2H 54H Ø8H 15H 2ØH 45H	* * * * * * * * * * * * * * * * * * *	;	[8]	
032A 26 032B 49 032C 10 032D 49 032E 26 032F 01 0330 05	926 927 928 929 930 931 932 933	DB DB DB DB DB DB	26H 49H 10H 49H 26H 01H 05H	** * * * * * * * * ** *	,	[&]	
0331 00 0332 00 0333 10 0334 20 0335 40 0336 00 0337 00	935 936 937 938 939 940 941	DB DB DB DB DB DB DB	00H 00H 10H 20H 40H 00H	* *	,	["]	
0338 1C 0339 22 033A 41 033B 00 033D 00 033D 00 033E 00	943 944 945 946 947 948 949 951	DB DB DB DB DB DB DB	1CH 22H 41H 00H 00H 00H	* * *	;	[(]	
033F 00 0340 00 0341 00 0342 00 0343 41 0344 22 0345 1C	951 952 953 954 955 956 957 958	DB DB DB DB DB DB	00H 00H 00H 00H 41H 22H 1CH	* * * * * *	,	[)]	
0346 49 0347 22 0348 1C 0349 77 034A 1C 034B 22 034C 49	969 961 962 963 964 965 9667	DB DB DB DB DB DB DB	49H 22H 1CH 77H 1CH 22H 49H	* * * * * * *** *** * * *	;	[*]	
034D 08 034E 08 034F 08 0350 3E 0351 08 0352 08 0353 08	968 969 970 971 972 973 974	DB DB DB DB DB DB DB DB	Ø8H Ø8H Ø8H 3EH Ø8H Ø8H	* * * * * * * * * * * * * * * * * * * *	,	[+]	

LOC OBJ	SEQ	SOURCE S	STATEMENT			
0354 00 0355 00 0356 00 0357 01 0358 06 0359 00 035A 00	975 976 977 978 979 980 981 982 983	DB DB DB DB DB DB DB	00H 00H 00H 01H 06H 00H 00H	* * * *	;	[,]
035B 04 035C 04 035D 04 035E 04 035F 04 0360 04	983 985 985 987 988 989 999 9991	DB DB DB DB DB DB DB	04H 04H 04H 04H 04H 04H 04H	* * * * * * * * * * * * * * * * * * * *	,	[-]
0362 00 0363 00 0364 00 0365 01 0366 00 0367 00 0368 00	993 994 995 996 997 998	DB DB DB DB DB DB	00H 00H 00H 01H 00H 00H	*	;	[.]
0369 01 036A 02 036B 04 036C 08 036D 10 036E 20 036F 40	1001 1002 1003 1004 1005 1006	DB DB DB DB DB DB DB	01H 02H 04H 08H 10H 20H 40H	* * * * * * * * * * * * * * * * * * *	;	[/]
0370 1D 0371 22 0372 45 0373 08 0374 51 0375 22 0376 5C	1008 1009 1010 1011 1012 1013 1014 1015	DB DB DB DB DB DB DB	1DH 22H 45H 08H 51H 22H 5CH	* * * * * * * * * * * * * * * * * * *	;	[0]
0377 00 0378 21 0379 40 037A 7F 037B 00 037C 01 037D 00	1017 1018 1019 1020 1021 1022 1023	DB DB DB DB DB DB DB DB DB	00H 21H 40H 7FH 00H 01H 00H	* * * * ****** * *	,	[1]
037E 23 037F 44 0380 01 0381 48 0382 01 0383 48 0384 31	1025 1026 1027 1028 1029 1030	DB DB DB DB DB DB DB DB	23H 44H Ø1H 48H Ø1H 48H 31H	** * *	;	[2]
0385 42 0386 01 0387 50 0388 01 0389 50 038A 29 038B 46	1032 1033 1034 1035 1036 1037 1038 1039 1040	DB DB DB DB DB DB DB	42H Ø1H 50H Ø1H 5ØH 29H 46H	* * * * * * * * * * * * * * * * * * *	7	[3]
	1041 \$	EJECT				

LOC OBJ	SEQ	SOURCE	STATEMENT			
038C 04 038D 08 038E 14 038F 20 0390 5F 0391 00 0392 04	1042 1043 1044 1045 1046 1047 1048		08H 14H 20H 5FH 00H	* * * * * * * * * * * * * * * * * * *	;	[4]
0393 72 0394 01 0395 50 0396 01 0397 40 0398 11 0399 4E	1049 1051 1051 1053 1053 1055 1056 1057 1059	DB DB DB DB DB DB DB DB	40H	* *** * * * * * * * * * * * * * * * * *		[5]
039A 17 039B 21 039C 40 039D 09 039F 09 039F 09 03A0 46	1057 1058 1059 1060 1061 1062 1063 1064 1065	DB DB DB DB DB DB DB DB	40H 09H 40H 09H	; *** * * * ; * * ; * *	;	[6]
03A1 40 03A2 00 03A3 47 03A4 08 03A5 50 03A6 20 03A7 40	1067 1068 1069	DB DB DB DB DB DB DB	00H 47H 08H 50H	; *** * ; *** * ; * * ; * *	;	[7]
03A8 36 03A9 49 03AA 00 03AB 49 03AC 00 03AD 49 03AC 36	1071 1072 1073 1074 1075 1076 1077 1078 1079 1080	DB DB DB DB DB DB DB	36H 49H 00H 49H 00H 49H 36H	** ** * * * * * * * * *	;	[8]
03AF 30 03B0 48 03B1 01 03B2 48 03B3 01 03B4 42 03B5 3C	1080 1081 1082 1083 1084 1085 1086 1087 1088	DB DB DB DB DB DB DB DB	3ØH 48H Ø1H 48H Ø1H 42H 3CH	; ** ; * * * ; * * ; * ; *	;	[9]
03B6 00 03B7 00 03B8 00 03B9 14 03BA 00 03BB 00 03BC 00	1090 1091 1092 1093 1094 1095 1096 1097 1098	DB DB DB DB DB DB DB	00H 00H 00H 14H 00H 00H 00H	; ; ; * * *	;	[:]
03BD 00 03BE 00 03BF 01 03C0 02 03C1 14 03C2 00 03C3 00	1099 1100 1101 1102 1103 1104 1105	DB DB DB DB DB DB DB DB	01H 02H 14H	; * ; * ; *	,	[;]
03C4 00 03C5 08 03C6 14 03C7 22 03C8 41 03C9 00 03CA 00	1106 1107 1108 1109 1110 1111 1112 1113	DB DB DB DB DB DB DB	14H 22H 41H 00H	* * * * * * * * * * * * * * * * * * *	,	[<]
03CB 00 03CC 14 03CD 00 03CE 14 03CF 00 03D0 14 03D1 00	1114 1115 1116 1117 1118 1119 1120 1121	DB DB DB DB DB DB DB	14H 00H 14H 00H	* * * * * * * * * * * * * * * * * * *	;	[=]

LOC	OBJ	SEQ	SOURCE	STATEMENT			
03D2 03D3 03D4 03D5 03D6 03D7 03D8	00 00 41 22 14 08 00	1122 1123 1124 1125 1126 1127 1128 1129	DB DB DB DB DB DB	00H 00H 41H 22H 14H 08H 00H	* * * * * *	;	[>]
03D9 03DA 03DB 03DC 03DD 03DE 03DF	00 20 40 05 48 30	1130 1131 1132 1133 1134 1135 1136 1137 1138	DB DB DB DB DB DB DB DB DB	ØØH 2ØH 4ØH Ø5H 48H 3ØH ØØH	* * * * *	;	[?]
		1139	END				

Using The 8251 Universal Synchronous/Asynchronous Receiver/Transmitter

by Lionel Smith

NEW PRODUCT INFORMATION — 8251A	
INTRODUCTION	
COMMUNICATION FORMATS	
BLOCK DIAGRAM	
ReceiverTransmitter	2-35
Modem Control	2-37 2-37
INTERFACE SIGNALS	
CPU-Related Signals Device-Related Signals	
MODE SELECTION	
PROCESSOR DATA LINK	
CONCLUSION	
APPENDIX A — 8251 DESIGN HINTS	

NEW PRODUCT INFORMATION 8251A

The industry standard USART, the Intel® 8251 has now been improved and is called 8251A. It is packed with features and enhancements as described below. Using the 8251A considerably simplifies programming and minimizes CPU overhead even further.

FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and ehhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx
 Disable command from halting transmission until
 all data previously written has been transmitted.

 The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.

INTRODUCTION

The Intel 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) which is capable of operating with a wide variety of serial communication formats. Since many peripheral devices are available with serial interfaces, the 8251 can be used to interface a microcomputer to a broad spectrum of peripherals, as well as to a serial communications channel. The 8251 is part of the MCS-80TM Microprocessor Family, and as such it is capable of interfacing to the 8080 system with a minimum of external hardware.

This application note describes the 8251 as a component and then explains its use in sample applications via several examples. A specific use of the 8251 to facilitate communication between two MCS-80 systems is discussed in detail from both the hardware and software viewpoints. The first two sections of this application note describe the 8251 first from a functional standpoint and then on a detailed level. The function of each input and output pin is fully defined. The next section describes the various operating modes and how they can be selected, and finally, a sample design is discussed using the 8251 as a data link between the MCS-80 systems.

COMMUNICATION FORMATS

Serial communications, either on a data link or with a local peripheral, occurs in one of two basic formats; asynchronous or synchronous. These formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference between the two formats is that the asynchronous format requires framing information to be added to each character. while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.

The asynchronous format starts with the basic data bits to be transmitted and adds a "START" bit to the front of them and one or more "STOP" bits behind them as they are transmitted. The START bit is a logical zero, or SPACE, and is defined as the positive voltage level by RS-232-C. The STOP bit is a logical one, or MARK, and is defined as the negative voltage level by RS-232-C. In current loop applications current flow normally indicates a MARK and lack of current a SPACE. The START bit tells the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter. Since this synchronization only

has to last for the duration of the character (the next character will contain a new START bit), this method works quite well assuming a properly designed receiver. One or more STOP bits are added to the end of the character to ensure that the START bit of the next character will cause a transition on the communication line and to give the receiver time to "catch up" with the transmitter if its basic clock happens to be running slightly slower than that of the transmitter. If, on the other hand, the receiver clock happens to be running slightly faster than the transmitter clock, the receiver will perceive gaps between characters but will still correctly decode the data. Because of this tolerance to minor frequency deviations, it is not necessary that the transmitter and receiver clocks be locked to the identical frequency for successful asynchronous communication.

The synchronous format, instead of adding bits to each character, groups characters into records and adds framing characters to the record. The framing characters are generally known as SYN characters and are used by the receiver to determine where the character boundaries are in a string of bits. Since synchronization must be held over a fairly long stream of data, bit synchronization is normally either extracted from the communication channel by the modem or supplied from an external source.

An example of the synchronous and asynchronous formats is shown in Figure 1. The synchronous format shown is fairly typical in that it requires two SYN characters at the start of the message. The asynchronous format, also typical, requires a START bit preceding each character and a single STOP bit following it. In both cases, two 8-bit characters are to be transmitted. In the asynchronous mode 10*n bits are used to transmit n characters and in the synchronous mode 8N + 16 bits are used. For the example shown the asynchronous mode is actually more efficient, using 20 bits versus 32. To transmit a thousand characters in the asynchronous mode, however, takes 10,000 bits versus 8,016 for the synchronous format mode. For long messages the synchronous format becomes much more efficient than the asynchronous format; the crossover point for the examples shown in Figure 1 is eight characters, for which both formats require 80 bits.

In addition to the differences in format between synchronous and asynchronous communication, there are differences with regards to the type of modems that can be used. Asynchronous modems typically employ FSK (Frequency Shift Keying) techniques which simply generate one audio tone for a MARK and another for a SPACE. The receiving modem detects these tones on the telephone




Figure 1. Transmission Formats

line, converts them to logical signals, and presents them to the receiving terminal. Since the modem itself is not concerned with the transmission speed, it can handle baud rates from zero to its maximum speed. Synchronous modems, in contrast to asynchronous modems, supply timing information to the terminal and require data to be presented to them in synchronism with this timing information. Synchronous modems, because of this extra clocking, are only capable of operating at certain preset baud rates. The receiving modem, which has an oscillator running at the same frequency as the transmitting modem, phase locks its clock to that of the transmitter and interprets changes of phase as data.

In some cases it is desirable to operate in a hybrid mode which involves transmitting data with the asynchronous format using a synchronous modem. This occurs when an increase in operating speed is required without a change in the basic protocol of the system. This hybrid technique is known as isosynchronous and involves the generation of the start and stop bits associated with the asynchronous format, while still using the modem clock for bit synchronization.

The 8251 USART has been designed to meet a broad spectrum of requirements in the synchronous, asynchronous, and isosynchronous modes. In the synchronous mode the 8251 operates with 5, 6, 7, or 8-bit characters. Even or odd parity can be optionally appended and checked. Synchronization can be achieved either externally via added hardware or internally via SYN character detection. SYN detection can be based on one or two characters which may or may not be the same. The single or double SYN characters are inserted into the data stream automatically if the software fails to supply data in time. The automatic generation of SYN characters is required to prevent the loss of synchronization. In the asynchronous mode the 8251 operates with the same data and parity structures as it does in the synchronous mode. In addition to appending a START bit to this data, the

8251 appends 1, 1½, or 2 STOP bits. Proper framing is checked by the receiver and a status flag set if an error occurs. In the asynchronous mode the USART can be programmed to accept clock rates of 16 or 64 times the required baud rate. Isosynchronous operation is a special case of asynchronous with the multiplier rate programmed as one instead of 16 or 64. Note that ×1 operation is only valid if the clocks of the receiver and transmitter are synchronized.

The 8251 USART can transmit the three formats in half or full duplex mode and is double-buffered internally (i.e., the software has a complete character time to respond to a service request). Although the 8251 supports basic data set control signals (e.g., DTR and RTS), it does not fully support the signaling described in EIA-RS-232-C. Examples of unsupported signals are Carrier Detect (CF), Ring Indicator (CE), and the secondary channel signals. In some cases an additional port will be required to implement these signals. The 8251 also does not interface to the voltage levels required by EIA-RS-232-C; drivers and receivers must be added to accomplish this interface.

BLOCK DIAGRAM

A block diagram of the 8251 is shown in Figure 2. As can be seen in the figure, the 8251 consists of five major sections which communicate with each other on an internal data bus. The five sections are the receiver, transmitter, modem control, read/write control, and I/O Buffer. In order to facilitate discussion, the I/O Buffer has been shown broken down into its three major subsections: the status buffer, the transmit data/command buffer, and the receive data buffer.

Receiver

The receiver accepts serial data on the RxD pin and converts it to parallel data according to the appropriate format. When the 8251 is in the asynchronous mode and it is ready to accept a character




Figure 2. 8251 Block Diagram

(i.e., it is not in the process of receiving a character), it looks for a low level on the RxD line. When it sees the low level, it assumes that it is a START bit and enables an internal counter. At a count equivalent to one-half of a bit time, the RxD line is sampled again. If the line is still low, a valid START bit has probably been received and the 8251 proceeds to assemble the character. If the RxD line is high when it is sampled, then either a noise pulse has occurred on the line or the receiver has become enabled in the middle of the transmission of a character. In either case the receiver aborts its operation and prepares itself to accept a new character. After the successful reception of a START bit the 8251 clocks in the data, parity, and STOP bits, and then transfers the data on the internal data bus to the receive data register. When operating with less than 8 bits, the characters are right-justified. The RxRDY signal is asserted to indicate that a character is available.

In the synchronous mode the receiver simply clocks in the specified number of data bits and transfers them to the receiver buffer register, setting RxRDY. Since the receiver blindly groups data bits into characters, there must be a means of synchronizing the receiver to the transmitter so that the proper character boundaries are maintained in the serial data stream. This synchronization is achieved in the HUNT mode.

In the HUNT mode the 8251 shifts in data on the

RxD line one bit at a time. After each bit is received, the receiver register is compared to a register holding the SYN character (program loaded). If the two registers are not equal, the 8251 shifts in another bit and repeats the comparison. When the registers compare as equal, the 8251 ends the HUNT mode and raises the SYNDET line to indicate that it has achieved synchronization. If the USART has been programmed to operate with two SYN characters the process is as described above, except that two contiguous characters from the line must compare to the two stored SYN characters before synchronization is declared. Parity is not checked. If the USART has been programmed to accept external synchronization, the SYNDET pin is used as an input to synchronize the receiver. The timing necessary to do this is discussed in the SIGNALS section of this note. The USART enters the HUNT mode when it is initialized into the synchronous mode or when it is commanded to do so by the command instruction. Before the receiver is operated, it must be enabled by the RxE bit (D₂) of the command instructions. If this bit is not set the receiver will not assert the RxRDY bit.

Transmitter

The transmitter accepts parallel data from the processor, adds the appropriate framing information, serializes it, and transmits it on the TxD pin. In the asynchronous mode the transmitter always

adds a START bit; depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 11/2, or 2 STOP bits. In the synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter unless the computer fails to send a character to the USART. If the USART is ready to transmit a character and a new character has not been supplied by the computer, the USART will transmit a SYN character. This is necessary since synchronous communications, unlike asynchronous communications, does not allow gaps between characters. If the USART is operating in the dual SYN mode, both SYN characters will be transmitted before the message can be resumed. The USART will not generate SYN characters until the software has supplied at least one character; i.e., the USART will fill 'holes' in the transmission but will not initiate transmission itself. The SYN characters which are to be transmitted by the USART are specified by the software during the initialization procedure. In either the synchronous or asynchronous modes, transmission is inhibited until TxEnable and the CTS input are asserted.

An additional feature of the transmitter is the ability to transmit a BREAK. A BREAK is a period of continuous SPACE on the communication line and is used in full duplex communication to interrupt the transmitting terminal. The 8251 USART will transmit a BREAK condition as long as bit 3 (SBRK) of the command register is set.

Modem Control

The modem control section provides for the generation of \overline{RTS} and the reception of \overline{CTS} . In addition, a general purpose output and a general purpose input are provided. The output is labeled \overline{DTR} and the input is labeled \overline{DSR} . \overline{DTR} can be asserted by setting bit 2 of the command instruction; \overline{DSR} can be sensed as bit 7 of the status register. Although the USART itself attaches no special significance to these signals, \overline{DTR} (Data Terminal Ready) is normally assigned to the modem, indicating that the terminal is ready to communicate and DSR (Data Set Ready) is a signal from the modem indicating that it is ready for communications.

I/O Control

The Read/Write Control Logic decodes control signals on the 8080 control bus into signals which gate data on and off the USART's internal bus and controls the external I/O bus (DB₀-DB₇). The truth table for these operations is as follows:

If neither \overline{READ} or \overline{WRITE} is a zero, then the USART will not perform an I/O function. \overline{READ}


CE	C/D	READ	WRITE	Function
0	0	0	1	CPU Reads Data from USART
0	1	0	1	CPU Reads Status from USART
0	0	1	0	CPU Writes Data to USART
0	1	1	0	CPU Writes Command to USART
1	×	X	X	USART Bus Floating (NO-OP)

and \overline{WRITE} being a zero at the same time is an illegal state with undefined results. The Read/Write Control Logic contains synchronization circuits so that the \overline{READ} and \overline{WRITE} pulses can occur at any time with respect to the clock inputs to the USART.

The I/O buffer contains the STATUS buffer, the RECEIVE DATA buffer and the XMIT DATA/ CMD buffer as shown in Figure 2. Note that although there are two registers which store data for transfer to the CPU (STATUS and RECEIVE DATA), there is only one register which stores data being transferred to the USART. The sharing of the input register for both transmit data and commands makes it important to ensure that the USART does not have data stored in this register before sending a command to the device. The TxRDY signal can be monitored to accomplish this. Neither data nor commands should be transferred to the USART if TxRDY is low. Failure to perform this check can result in erroneous data being transmitted.

INTERFACE SIGNALS

The interface signals of the 8251 USART can be broken down into two groups - a CPU-related group and a device-related group. The CPU-related signals have been designed to optimize the attachment of the 8251 to a MCS-80TM system. The device-related signals 'are intended to interface a modem or like device. Since many peripherals (TTY, CRT, etc.) can be obtained with a modemlike interface, the USART has a broad range of applications which do not include a modem. Note that although the USART provides a logical interface to an EIA-RS-232 device, it does not provide EIA compatible drive, and this must be added via circuitry external to the 8251. As an example of a peripheral interface application and to aid in understanding the signal descriptions which follow, Figure 3 shows a system configured to interface with a TTY or CRT.



2-38

CPU-Related Signals			status or data onto the data
V _{CC} (26) I	+5 Volt Supply	heards mode only	
GND (4) I	+5 Volt Common		A low on this input causes the USART to accept data
CLK (20) I	The CLK input generates in-		on the data bus as either a
	ternal device timing. No ex-		command or as a data char-
	ternal inputs or outputs are		
	referenced to CLK, but the		Transmitter Ready. This out-
	frequency of CLK must be	legristric no ne ne	put signals the CPU that the
	greater than 30 times the		USART is ready to accept a
	Receiver or Transmitter		data character or command.
	clock inputs for synchronous mode or 4.5 times the clock		It can be used as an interrupt
	inputs for an asynchronous		to the system or, for polled
	mode. An additional con-		operation, the CPU can
	straint is imposed by the		check TxRDY using the status read operation. Note,
	electrical specifications (ref.		however, that while the
	Appendix B) which require		
	the period of CLK be be-		serted whenever the XMIT
	μsec. The CLK input can generally be connected to the		the TxRDY output will be
	Phase 2 (TTL) output of the		asserted only if the buffer is
	8224 clock generator.		ompey and one obstact to on
	A high on this input per-		40104 00 01411011110 (1.01, 0.10.10
RESET (21)	forms a master reset on the		1011 0110 1/1211 10 111811).
	8251. The device returns to		
	the idle mode and will re-		ter from the program.
	main there until reinitialized	TxE (18) O	Transmitter Empty. A high
	with the appropriate control		output on this line indicates
	words.		that the parallel to serial
DB_7-DB_0 I/O	The DB signals form a three-		converter in the transmitter
(8,7,6,5,2,1,			is empty. In the synchronous
28,27)	nected to the CPU data bus.		mode, if the CPU has failed
	Control, status, and data are		to load a new character in
	transferred on this bus. Note that the CPU always remains		time, TxE will go high momentarily as SYN characters
	in control of the bus and all		are loaded into the trans-
	transfers are initiated by it.		mitter to fill the gap in trans-
CS (11)			mission.
CD (11)	input enables communica-	RxRDY (14) O	Transmitter Ready. This out-
	tion between the USART		put goes high to indicate that
	and the CPU. Chip Select		the 8251 has received a char-
	should go low when the		acter on its serial input and is ready to transfer it to the
	USART is being addressed by		CPU. Although the receiver
	the CPU. Ho har the atom old		runs continuously, RxRDY
C/D (12)	Control/Data. During a read		will only be asserted if the
	operation this pin selects either status or data to be in-		RxE (Receive Enable) bit in
	put to the CPU (high=status,		the command register has
	low=data). During a write		been set. RxRDY can be con-
	operation this pin causes the		nected to the interrupt struc- ture or, for polled operation,
	USART to interpret the data		the CPU can check the condi-
	on the ous us a command in it		tion of RxRDY using a status
ni strongo sessiona ne			read operation. RxRDY will
RD (13) I	A low on this input causes		be reset when the character is
louting energy but in	the USART to gate either		read by the CPU.

SYNDET (16) I/O Synch Detect. This line is used in the synchronous mode only. It can be either an input or output, depending on whether the initialization program sets the USART for external or internal synchronization. SYN-DET is reset to a zero by RE-SET. When in the internal synchronization mode, the USART uses SYNDET as an output to indicate that the device has detected the required SYN character(s). A high output indicates synchronization has been achieved. If the USART is programmed to operate with double SYN characters, SYN-DET will go high in the middle of the last bit of the second SYN character. SYN-DET will be reset by a status read operation. When in the external synchronization mode a positive-going input on the SYNDET line will cause the 8251 to start assembling characters on the next falling edge of RxC. The high input should be maintained at least for one RxC cycle following this edge.

Device-Related Signals

DTR (24)

general purpose output signal which can be set low by programming a '1' in command instruction bit 1. This signal allows additional device control. DSR (22) Data Set Ready. This is a general purpose input signal. The status of this signal can be tested by the CPU through a status read. This pin can be used to test device status and is read as bit 7 of the status register. RTS (23) O Request to Send. This is a general purpose output signal

normally used to request that the modem prepare itself to

transmit (i.e., establish car-

rier). RTS can be asserted

Data Terminal Ready. This is a

equivalent to DTR. RTS is

(brought low) by setting bit 5 in the command instruction.

TTS (17) I Clear to Send. A low on this input enables the USART to transmit data. CTS is normally generated by the modem in response to a RTS.

RxC (25) I Receiver Clock. This clock controls the data rate of characters to be received by the USART. In the synchronous mode RxC is equivalent to the baud rate, and is supplied by the modem. In asynchronous mode RxC is 1, 16, or 64 times the baud rate. The clock division is preselected by the mode control instruction.

Data is sampled by the USART on the rising edge of RxC.

RxD (3) I Receiver Data. Characters are received serially on this pin and assembled into parallel characters. RxD is high true (i.e., High = MARK or ONE).

TxC (9)

I Transmitter Clock. This clock controls the rate at which characters are transmitted by the USART. The relationship between clock rate and baud rate is the same as for RxC. Data is shifted out of the USART on the falling edge of TxC.

TxD (19) O Transmit Data. Parallel characters sent by the CPU are transmitted serially by the USART on this line. TxD is high true (i.e., High = MARK or ONE).

MODE SELECTION

The 8251 USART is capable of operating in a number of modes (e.g., synchronous or asynchronous). In order to keep the hardware as flexible as possible (both at the chip and end product level), these operating modes are selected via a series of control outputs to the USART. These mode control outputs must occur between the time the USART is reset and the time it is utilized for data transfer. Since the USART needs this information to structure its internal logic it is essential to complete the initialization before any attempts are made at data transfer (including reading status).

A flowchart of the initialization process appears in Figure 4. The first operation which must occur following a reset is the loading of the mode control




Figure 4. Initialization Flowchart

register. The mode control register is loaded by the first control output $(C/\overline{D}=1, \overline{RD}=1, \overline{WR}=0, \overline{CS}=0)$ following a reset. The format of the mode control instruction is shown in Figure 5. The instruction can be considered as four 2-bit fields. The first 2-bit field (D₁ D₀) determines whether the USART is to operate in the synchronous (00) or asynchronous mode. In the asynchronous mode this field also controls the clock scaling factor. As an example, if D_1 and D_0 are both ones, the \overline{RxC} and \overline{TxC} will be divided by 64 to establish the baud rate. The second field, D₃-D₂, determines the number of data bits in the character and the third, D₅-D₄, controls parity generation. Note that the parity bit (if enabled) is added to the data bits and is not considered as part of them when setting up the character length. As an example, standard ASCII transmission, which is seven data bits plus even parity, would be specified as:

X X 1 1 1 0 X X




Figure 5. Mode Instruction Format

The last field, D7-D6, has two meanings, depending on whether operation is to be in the synchronous or asynchronous mode. For the asynchronous mode (i.e., D_1 $D_0 \neq 00$), it controls the number of STOP bits to be transmitted with the character. Since the receiver will always operate with only one STOP bit, D7 and D6 only control the transmitter. In the synchronous mode (D₁ D₀ = 00), this field controls the synchronizing process. Note that the choice of single or double SYN characters is independent of the choice of internal or external synchronization. This is because even though the receiver may operate with external synchronization logic, the transmitter must still know whether to send one or two SYN characters should the CPU fail to supply a character in time.

Following the loading of the mode instruction the appropriate SYN character (or characters) must be loaded if synchronous mode has been specified. The SYN character(s) are loaded by the same control output instruction used to load the mode instruction. The USART determines from the mode instruction whether no, one, or two SYN characters are required and uses the control output to load SYN characters until the required number are loaded.

At completion of the load of SYN characters (or after the mode instruction in the asynchronous mode), a command character is issued to the USART. The command instruction controls the operation of the USART within the basic framework established by the mode instruction. The format of the command instruction is shown in

Figure 6. Note that if, as an example, the USART is waiting for a SYN character load and instead is issued an internal reset command, it will accept the command as a SYN character instead of resetting. This situation, which should only occur if two independent programs control the USART, can be avoided by outputting three all zero characters as commands before issuing the internal reset command. The USART indicates its state in a status register which can be read under program control. The format of the status register read is shown in Figure 7.

When operating the receiver it is important to realize that RxE (bit 2 of the command instruction) only inhibits the assertion of RxRDY; it does not inhibit the actual reception of characters. Because the receiver is constantly running, it is possible for it to contain extraneous data when it is enabled. To avoid problems this data should be read from the USART and discarded. The read should be done immediately following the setting of Receive Enable in the asynchronous mode, and following the setting of Enter Hunt in the synchronous mode. It is not necessary to wait for RxRDY before executing the dummy read.




Figure 6. Command Instruction Format




Figure 7. Status Register Format

PROCESSOR DATA LINK

The ability to change the operating mode of the USART by software makes the 8251 an ideal device to use to implement a serial communication link. A terminal initially configured with a simple asynchronous protocol can be upgraded to a synchronous protocol such as IBM Binary Synchronous Communication by a software only upgrade. In order to demonstrate the use of the 8251 USART, the remainder of this document will describe the implementation of an interrupt-driven, full duplex communication link on the Intel MDSTM system. With minor modifications, the program developed could be used on the Intel SBC-80/10TM OEM card, thus implementing a data link between the two systems. Such a facility can be used to down-load programs, run diagnostics, and maintain common data bases in multiprocessor systems.

The factors which must be considered in the design of such a link include the desired transmission rate and format, the error checking requirements, the desirability of full duplex operation, and the physical implementation of the link. The basic requirement of the system described here is that it allow an Intel SBC-80/10 OEM card to be loaded from an MDS development system, either locally or on the switched telephone network. An additional constraint is that the modem used on the switched network be readily available and inexpensive. These requirements led to the choice of a modem such as the Bell 103A to implement the link. These modems, which support full duplex communication at up to 300 baud, are readily available from a number of sources at reasonable cost. These modems are also available in acoustically coupled versions which do not require permanent installation on the telephone network. Interface to the 103A modem is accomplished with nine wires: Protective Ground, Signal Ground, Transmitted Data, Received Data, Clear to Send, Data Set Ready, Data Terminal Ready, Carrier Detector, and Ringing Indicator.

The utilization of the interface signals to the modem is as follows:

Protective Ground °

Protective Ground is used to bond the chassis ground of the modem to that of the terminal.

Signal Ground

Signal Ground provides a common ground reference between the modem and the terminal.

Transmitted Transmitted Data is used to transfer Data serial data from the terminal to the modem.

Received Data

Received Data is used to transfer serial data from the modem to the terminal.

Clear to Send

Clear to Send indicates that the modem has established a connection with a remote modem and is ready to transmit data.

Data Set Ready

Data Set Ready indicates that the modem is connected to the telephone line and is in the data mode.

Data Terminal Ready Carrier

Detector

Data Terminal Ready is a signal from the terminal which permits the modem to enter the data mode.

Carrier Detector is identical to Clear to Send in the 103 modem and will not be used in this interface.

Ringing Indicator

Ringing Indicator indicates that the modem is receiving a ringing signal from the telephone system. This signal will not be used in the interface, since it is possible for the terminal to assert Data Terminal Ready whenever it is ready for the modem to "answer the telephone". The modem uses Data Set Ready to indicate that it has answered the call.

A block diagram showing the connections between the MDS and the SBC-80/10 through the modems is shown in Figure 8. Figure 9 shows the portion of the MDS monitor board devoted to the USARTs and Figure 10 shows the equivalent section of the SBC-80/10 board. Note that several signals on the MDS to not have the proper EIA defined voltage levels, and for this reason the adapter shown in Figure 11 was added to the MDS. The 390 pF capacitor was added to the 1488 driver to bring the rise time within EIA imposed limits of 30 volts/ usec. In Figure 7 the signal labels within the MDS and SBC-80/10 blocks correspond to the labels on the schematics, the signal labels within the modem blocks correspond to EIA conventions, and the signal labels on the wires between the blocks are abbreviations for the English language names of the

As an example of how the USART clocks can be generated, circuits A27, A16, and A15 of Figure 9 form a divider of the OSC signal. The OSC signal has a frequency of 18.432 MHz and is generated by the 8224 which generates system timing for the 8080A. The 18.432 MHz signal results in a state time of 488 ns versus the normal 500 ns for the 8080A. (This does not violate 8080A specifications.) The 18.432 MHz signal can be divided by




Figure 8. System Block Diagram




Figure 9. EIA Adapter

30 and then 64 to give a 9600 baud communication standard. The 9600 baud signal can be further divided to give 4800, 2400, 1200, 600, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within 1% of the 110 baud standard signal rate. Note that because of constraints on the CLK input 9600 baud operation is not possible in the ×64 mode. The divide by 64 can be accomplished by dividing by 4 with a counter and then 16 within the USART.

In order to keep the system as general purpose as possible, it was decided to transmit 8-bit data characters with an appended odd parity bit. Having a full 8-bit byte available for data enables the transmission of codes such as ASCII (which is 7-level with an additional parity bit) to be transmitted and received transparently in the system. Also, of course, it allows 8-bit bytes from the 8080A memory to be transferred in one transmission character. If error checking beyond the parity check is required, it could be added to the data record to be transmitted in the form of redundant check characters.

Before the software design of the system could be undertaken, it was necessary to decide whether service requests from the USART would be handled on a polled or interrupt driven mode. Polled operation normally results in more compact code but it requires that whatever programs are running concurrently with a transmission or reception must periodically either check the status of the USART or call a routine that does. Since it was not possible to determine what program might be running during a receive or transmit operation, it was decided to operate in an interrupt driven mode.

The program which operates the 8251 must be instructed as to what data it should transmit or receive from some other program resident in the 8080 system. To facilitate the discussion of the operation of the software, the following definitions will be made:

USRUN is the program which controls the operation of the 8251.

USER is a program which utilizes USRUN in order to effect a data transmission.

USER passes commands and parameters to USRUN by means of the control block shown in Figure 12. The first byte of the block contains the command which USER wants USRUN to execute. Valid contents of this byte are "C" which causes USRUN to initialize itself and the 8251, "R" which causes the execution of the data input (or READ) operation, and "W" which causes a data output (WRITE) operation. The second byte of the control block is used by USRUN to inform USER of the status of the requested operation. The third and fourth bytes specify the starting address of a buffer set up by USER which contains the data for a transmit operation or which will be used by USRUN to store received data. The fifth and sixth bytes are concatenated to form a positive binary




Figure 10. SBC 80/10 Serial I/O




Figure 11. MDS Monitor Module

number which specifies how many bytes of data USER wants transferred. The seventh and eighth bytes are concatenated and used by USRUN to count the number of bytes that have been transferred. When the required number of characters have been transferred, or if USRUN terminates a READ or WRITE due to an abnormal condition, then USRUN calls a subroutine at an address defined by the ninth and tenth bytes of the command block. This subroutine, which is provided by USER, must determine the state of the process and then take appropriate action.

Since USRUN must be capable of operation in a full duplex mode (i.e., be able to receive and transmit simultaneously), it keeps the address of two control blocks; one for a READ operation and one for a WRITE. The address of the controlling command block is kept in RAM locations labeled RCBA for the READ operation 281 TCBA for the WRITE operation. If RCBA (Receive Control Block Address) or TCBA (Transmit Control Block Address) is zero, it indicates that the corresponding operation is in an idle status.

Flowcharts of USRUN appear in Figure 13 and the listings appear in Figure 14. The first section of the flowcharts (Figures 13.1 and 13.2) consists of two subroutines which are used as convenient tools for operating on the control blocks. These routines are labeled LOADA and CLEAN. LOADA is entered with the address of a control block in registers H and L. Upon return registers D and E have been set equal to the address in the buffer which is the target of the next data transfer (i.e., D,E = BAD+ CCT); and CCT (transferred byte count) has then been incremented. In addition, the B register is set to zero if the number of bytes that have been transferred is equal to the number requested (i.e., CCT = RCT). CLEAN, the second routine, is also entered with the address of a command block in the H and L registers. In addition, the Accumulator holds the status which will be placed in the STATUS byte of the command block. On exit the STATUS byte has been updated and the address of the completion routine has been placed in H and L.

Upon interrupt, control of the MCS-80 system is transferred to VECTOR (Figure 13.3). Vector is a program which saves the state of the system, gets the status of the USART and jumps to the RISR (Receive Interrupt Service Routine) or the TISR (Transmit Interrupt Service Routine), depending on which of the two ready flags is active. If neither ready flag is active, VECTOR restores the status of the running program, enables interrupts, and returns. (Interrupts are automatically disabled by the hardware upon an interrupt.) This exit from VECTOR, which is labeled VOUT, is used from other

COMMAND	7
STATUS	
BAD LOW	THESE TWO BYTES FORM
BAD HIGH	THE BUFFER ADDRESS
RCT LOW	THESE TWO BYTES INDICATE
RCT HIGH	THE NUMBER OF BYTES TO BE TRANSFERRED
CCT LOW	THESE TWO BYTES INDICATE
CCT HIGH	THE NUMBER OF BYTES THAT HAVE BEEN TRANSFERRED
CRA LOW	THESE TWO BYTES FORM
CRA HIGH	THE ADDRESS OF A SUB- ROUTINE TO BE CALLED
	WHEN THE OPERATION

Figure 12. Control Block




Figure 13.1. LOADA Subroutine





Figure 13.2. CLEAN Subroutine






Figure 13.4. Transmit Interrupt Service Routine

In addition to handling normal data transfers, TISR (Figure 13.4) checks a location in memory named TCMD in order to determine if the receive program wishes to send a command to the USART. Since the transmit data and command must share a buffer within the USART, any command output must occur when TxRDY is asserted. If TCMD is zero, TISR proceeds with the data transfer. If TCMD is non-zero, TISR calls TUTE (Transmit Utility, Figure 13.5) which, depending on the value




Figure 13.5. Transmit Utility Routine

in TCMD, turns off the receiver, turns on the receiver, or clears error conditions. Note that the error flags (parity, framing, and overrun) are always cleared by the software when the receiver is first enabled.

The flowchart of the RISR is shown in Figure 13.6. Note that in addition to terminating whenever the required number of characters have been received, the RISR also terminates if one of the error flags becomes set or if the received character matches a character found in a table pointed to by the label ETAB. This table, which starts at ETAB and continues until an all "ones" entry is found, can be used by USER to define special characters, such as EOT (End Of Transmission), which will terminate a READ operation. The remainder of Figure 13 (13.7) shows the decoding of the commands to USRUN. The listings also include a test USER which exercises USRUN. This program sets up a 256-byte transmit buffer and transfers it to a similar input buffer by means of a local loop. When both the READ and WRITE operations are complete, the test USER checks to insure that the two buffers are identical. If the buffers differ, the MDS monitor is called; if the data is correct, the test is repeated.

CONCLUSION

The 8251 USART has been described both as a device and as a component in a system. Since not only modems but also many peripheral devices have a serial interface, the 8251 is an extremely useful component in a microcomputer system. A particular advantage of the device is that it is capable of operating in various modes without requiring hardware modifications to the system of which it is a part. As with any complex subsystem, however, the 8251 USART must be carefully applied so that it can be utilized to full advantage in the overall system. It is hoped that this application note will aid in the designer in the application of the 8251 USART. As a further aid to the application of the 8251, the appendix of this document includes a list of design hints based on past experience with the 8251.




Figure 13.6. Receive Interrupt Service Routine




Figure 13.7. URUN Command Decode

Figure 14. Program Listing

```
: * * * *
                                                                    SYSTEM ORIGIN STATEMENT
 4000
                                                                    ORGICTIO 4000H THARUS
                                             . * * * *
                                                                   DATA STORAGE FOR TEST USER
                                            ****
 4000
                                                                              100H ; INPUT BUFFER
100H ; OUTPUT BUFFER
                                           BUFIN: DS
 4100
                                           BUFOUT: DS
 4200 5200
                                           RBLOCK: DB RITTAR R, OOH RECEIVE CONTROL BLOCK
                              RBAD: DW BUFINGS
RRCT: DW OFFH
RCCT: DW OFFH
RCCT: DW RCRA: DW RCR
 4202 0040
 4204 FF00
4206 0000
4208 1742
                                                                              W',00H ;TRANSMIT CONTROL BLOCK BUFOUT
420A 5700
                                       TBLOCK: DB
420C 0041
                                        TBAD: DW
420E FF00
                                          TRCT: DW
                                                                                     OFFH
4210 0000
                                          TCCT: DW
                                                                                          OOH
4212 2742
                                          TCRA: DW
4214 4300
                                                                                          'C',00H
                                          GBLOCK: DB
4216 00
                                          FLAG: DB
                                                                                           ООН
                                           . * * * * *
                                                                   COMPLETION ROUTINES
                                           ****
4217 AF
                                           RCR:
                                                                   XRA A
                                                                                                                   ;CLEAR A
4218 323B42
                                                                   STA RCBA
                                                                                                                    ; TURN OFF RECEIVE
421B 323C42
                                                                   STA
                                                                                       RCBA+1
421E 3A1642
                                                                   LDA
                                                                                      FLAG
                                                                                                                   :GET FLAG
4221 E60F
                                                                   ANI
                                                                                     OFH
                                                                                                                   :CLEAR UPPER FOUR BITS
4223 321642
                                                                   STA
                                                                                     FLAG
                                                                                                                   ; RESTORE FLAG
4226 C9
                                                                   RET
                                                                                     A
4227 AF
                                          TCR:
                                                                  XRA
                                                                                                                   ;CLEAR A
                                                                                      TCBA
4228 323942
                                                                   STA
                                                                                                                   ; TURN OFF TRANSMIT
422B 323A42
                                                                   STA
                                                                                          TCBA+1
422E 3A1642
                                                                  LDA
                                                                                          FLAG
                                                                                                                   GET FLAG
4231 E6F0
                                                                   ANI
                                                                                          OFOH
                                                                                                                   ;CLEAR LOWER FOUR BITS
4233 321642
                                                                  STA
                                                                                          FLAG
                                                                                                                   ; RESTORE FLAG
4236 C9
                                                                  RET
                                                                                                                   ; THEN RETURN
```

```
00F5
             USTAT
                     EQU
                            OF5H ; USART STATUS ADDRESS
00F5
             USCMD
                     EQU
                            OF5H
                                  ;USART CMD ADDRESS
00F4
             USDAI
                            OF4H ; USART DATA INPUT ADDRESS
                     EQU
00F4
             USDAO
                     EQU
                            OF4H
                                    ; USART DATA OUTPUT ADDRESS
0000
             GSTAT
                     EQU
                            OOH
                                    GOOD STATUS
OOFF
             BSTAT
                     EQU
                            OFFH
                                    ; BAD STATUS
0001
             CEND
                     EQU
                            0 1 H
             : * * * *
                     SYSTEM DATA TABLE
             ****
4237 00
                    DB COMMAND; CURRENT OPERATING COMMAND
             LCMD:
4238 00
             TCMD:
                            OOH ; IF NON ZERO A COMMAND TO BE SENT
                    DB
4239 0000
             TCBA:
                            OOH ; ADDRESS OF XMIT CBLOCK
                    DW
                A: DW OOH ;ADDRESS OF RECEIVE CBLOCK
B: DB OFFH ;END CHARACTER TABLE
423B 0000
             RCBA:
423D FF
             MTAB:
```

```
; * * * * *
                     LOAD ADDRESS ROUTINES TOUR
                     LOADA IS ENTERED WITH THE ADDRESS OF A CONTROL
                     BLOCK IN H, L. ON EXIT D, E CONTAINS THE ADDRESS
              WHICH IS THE TARGET OF THE NEXT DATA TRANSFER (BAD+CCNT)
          ; AND B HAS BEEN SET TO ZERO IF THE REQUESTED NUMBER OF
       TRANSFERS HAS BEEN ACCOMPLISHED. CONT IS INCREMENTED
                     AFTER THE TARGET ADDRESS HAS BEEN CALCULATED.
             ; * * * * *
423E 23 LOADA: INX H ; D,E GETS BUFFER ADDRESS
423F 23 INX H
4240 5E MOV E,M
4241 23 INX H
4242 56 MOV D,M ; DONE
              INX BAR H BAR ; B, C GETS COMPLETED COUNT (CCNT)
4243 23
4244 23
                     INX BANGE
4245 23
                     MOV C, M
INX H
MOV B, M
; DONE
4246 4E
4247 23
4248 46
4253 90 SUB B
4254 47 MOV B,A
4255 CO RNZ ;NO-RETURN WITH B NOT ZERO
4256 2B DCX H
4257 7E MOV A,M
4258 91 SUB C
4259 47 MOV B,A
                     MOV A,M
SUB C
MOV B,A
4259 47
              RET RETURN WITH B=0 IF RCNT=CCNT
425A C9
```

2-53

CLEAN-UP ROUTINE TOWN 327404 GAS CLEAN IS ENTERED WITH THE ADDRESS OF A CONTROL BLOCK IN H, L AND A NEW STATUS TO BE ENTERED INTO IT IN A. ON EXIT THE ADDRESS OF THE CONTROL BLOCK IS IN D.E; THE STATUS OF THE BLOCK ; HAS BEEN UPDATED; AND THE ADDRESS OF THE COMPLETION ROUTINE IS IN H, L. TABLAT BAT MARKE : * * * * * 425B 5D CLEAN: MOV E,L ;SAVE THE ADRESS OF THE COMMAND BLOCK MOV D,H
INX H ;POINT AT STATUS
MOV M,A ;SET STATUS EQUAL TO A 425C 54 425D 23 425E 77 425F 010700 LXI B,7 ;SET INDEX TO SEVEN
4262 09 DAD B ;POINT AT COMPLETION ADDRESS
4263 7E MOV A,M ;GET LOWER ADDRESS
4264 23 INX H ;POINT AT UPPER ADDRESS
4265 66 MOV H,M ;H GETS HIGH ADDRESS BYTE
4266 6F MOV L,A ;L GETS LOW ADDRESS BYTE 4267 C9 RETROSAGAU ATAD A.d. ecar dara incomment .****; INTERUPT VECTOR ROUTINE VECTOR SAVES THE STATUS OF THE RUNNING PROGRAM THEN READS THE STATUS OF THE USART TO DETERMINE IF A RECEIVE OR TRANSMIT INTERUPT OCCURRED. VECTOR THEN CALLS THE APPROPRIATE SERVICE ROUTINE. IF NEITHER INTERUPTS OCCURRED THEN VECTOR RESTORES THE STATUS OF THE RUNNING PROGAM. THE SERVICE ROUTINES USE THE EXIT CODE, LABLED VOUT, TO EFFECT THEIR EXIT FROM INTERUPT MODE. : * * * * 4268 F5 VECTOR: PUSH PSW ; PUSH STATUS INTO THE STACK 4269 C5 PUSH B 426A D5 D PUSH 426B E5 PUSH H IN USTAT
IN OFAH
RRC
RRC
JC RISR
RLC
RLC 426C DBF5 USTAT ;GET USART ADDRESS 426E DBFA ;MDS-GET MONITOR CARD INT. STATUS 4270 OF ; ROTATE TWO PLACES 4271 OF :SO THAT CARRY=RXRDY 4272 DA8842 ; IF RXRDY GO TO SERVICE ROUTINE 4275 07 ; IF NOT ROTATE BACK

RLC ; LEAVING TXRDY IN CARRY

JC TISR ; IF TXRDY THEN GO TO SERVICE ROUTINE

MVI A, OFCH ; MDS-CLEAR OTHER LEVEL THREE INTERUPTS

OUT OF3H : MDS ; IF NOT ROTATE BACK 4276 07 4277 DAD442 427A 3EFC 427C D3F3 OUT OF 3H VOUT: POP H ;MDS 427E E1 ; ELSE EXIT FROM INTERUPT MODE 427F D1 POP D 4280 C1 POP В A,20H MVI 4281 3E20 ; MDS-RESTORE CURRENT LEVEL 4283 D3FD OUT OFDH :MDS

: * * * *

4286 FB

4287 C9

; ENABLE INTERUPTS

EI

RET

```
: * * * *
                        RECEIVE INTERUPT SERVICE ROUTINE;
                          RISR PROCESSES A RECEIVE INTERUPT
                             AT THE END OF RECEIVE THE USER SUPPLIED
                        COMPLETION ROUTINE IS CALLED AND THEN AN
                        EXIT IS TAKEN THROUGH VOUT OF THE
                               VECTOR
4288 2A3B42 RISR: LHLD
                             RCBA
                     MVI A,82H ;MDS-CLEAR RECEIVE INTERUPT
OUT OF3H ;MDS
INR L
DCR L
428B 3E82
428D D3F3
428F 2C
4290 2D
                               RISRB 30M: 4540
4291 C29942
                       JNZ
4294 24 INR H
4295 25 DCR H H 244 JZ VOUT
4299 CD3E42 RISRB: CALL LOADA ; READY-SET UP ADDRESS
            IN USDAI ; GET INPUT DATA
429C DBF4
                  STAX D ; AND PUT IN THE BUFFER
MOV C, A ;SAVE INPUT DATA IN C
IN USTAT ;GET STATUS AGAIN
ANI 38H ;MASK FOR ERROR FIELD
JNZ RISRE ;NOT ZERO-TAKE ERROR EXIT
429E 12
429F 4F
42AO DBF5
42A2 E638
42A4 C2B942
                       INR B ;B WAS 00 IF DONE
42A7 04
42A8 05
                       DCR
                               В
                       DCR B
JNZ EXCHAR ; NOT DONE-EXIT
42A9 C2BE42
                       MVI A,GSTAT ; A GETS GOOD STATUS
12AC 3E00
             RISRA: LXI
                       LXI H, VOUT ; GET RETURN ADDRESS
PUSH H ; AND PUSH IT INTO THE STACK
LHLD RCBA ; POINT H, L AT THE CMD BLOCK
2AE 217E42
+2B1 E5
42B2 2A3B42
                       LHLD
                               CLEAN ; CALL CLEANUP ROUTINE
42B5 CD5B42
                       CALL
                        PCHL ; EFFECTIVELY CALLS COMPLETION KUU11NN; RETURN IS TO VOUT BECAUSE OF PUSH H
42B8 E9
                       PCHL
                                       ; EFFECTIVELY CALLS COMPLETION ROUTINE
42B9 3EFF
              RISRE: MVI A, BSTAT; A GETS BAD STATUS
                            RISRA ;OTHERWISE EXIT IS NORMAL
H,MTAB ;TEST CHARACTER AGAINST EXIT TABLE
42BB C3AE42
                       JMP
42BE 213D42
             EXCHAR: LXI
42C1 7E
              EXA: MOV
                              A.M
42C2 FEFF
                            OFFH : END OF TABLE
                       CPI
42C4 CA7E42
                       JZ
                              VOUT
42C7 B9
                       CMP
                              C
42C8 CACF42
                       J7.
                               PEND
                                      ; MATCH-TERMINATE READ
42CB 23
                       INX
                                H
42CC C3C142
                       JMP
                               EXA
42CF 3E01
             PEND:
                       MVI
                                A, CEND
42D1 C3AE42
                       JMP
                                RISRA
```

ROUTINE IS CALLED AND THEN AN EXIT IS TAKEN THROUGH VOUT OF VECTOR 42D4 3A3842 TISR: LDA TCMD ;GET POTENTIAL COMMAND 42FA E5 MVI A, GSTAT ; A GETS GOOD STATUS 42FB 3E00 42FD 2A3942 LHLD TCBA ; POINT H, L AT COMMAND BLOCK 4300 CD5B42 CALL CLEAN ; CALL CLEANUP ROUTINE 4303 E9 ; CALL COMPLETION ROUTINE ; RETURN WILL BE TO VOUT
4304 FE01 TUTE: CPI 01 ; RECEIVER OFF 4306 CA2443 JZ TUTE1 4309 FE02 BAT CPI 02 ; RECEIVER ON
JZ TUTE2
CPI 03 ; CLEAR ERRORS
JZ TUTE3
RET 430B CA1443 430E FE03 TUTE2: LDA TAN LCMD HETAM GATE

ORI 04
STA LCMD

TUTE3: LDA LCMD
ORI 10H

TUTE4: OUT USCMD

RET

TUTE1: LDA 4310 CA1C43 4313 C9 4314 3A3742 TUTE2: LDA TAN LCMD HOTAN 4317 F604 4319 323742 431C 3A3742 431F F610 4321 D3F5 4323 C9 4323 C9 RET 4324 3A3742 TUTE1: LDA LCMD 4327 E6FB ANI OFBH 4329 323742 STA LCMD

TRANSMIT INTERUPT SERVICE ROUTINE ; TISR PROCCESSES TRANSMITTER INTERUPTS ; WHEN THE END OF A TRANSMISSION IS DETECTED THE USER SUPPLIED COMPLETION

; * * * * *

4329 323742 STA LCMD 432C C32143 JMP TUTE4

```
USART COMMAND BLOCK INTERPRETER
                       USRUN IS CALLED BY USER WITH THE ADDRESS
                       OF THE COMMAND BLOCK IN H, L. USRUN EXAMINES
                       THE BLOCK AND INTIALIZES THE REQUESTED OPERATION
               : * * * *
              USRUN: LDAX D ;GET THE CMD FROM THE BLOCK CPI 'C' ; IS IT A CLEAR COMMAND?
432F 1A
4330 FE43
4332 CA4043
                      JZ UCLEAR ; YES GO TO CLEAR ROUTINE
                            R'; IS IT A READ COMMAND?
4335 FE52
                      CPI
4337 CA5D43
                      JZ
                                      ;YES-GO TO READ ROUTINE
                               UREAD
                             W'; IS IT A WRITE COMMAND?
433A FE57
                       CPI
433C CA9D43
                      JZ UWRITE ;GO TO WRITE ROUTINE
433F C9
                       RET
                                       :NOT A GOOD COMMAND-RETURN
4340 F3
              UCLEAR: DI
                                       ; DISABLE INTERUPTS
                              A ;CLEAR A
4341 AF
                      XRA
4342 D3F5
                       OUT
                              USCMD
                                       ;OUTPUT THREE TIMES TO ENSURE
4344 D3F5
                       OUT
                              USCMD
                                       ; THAT THE USART IS IN A KNOWN STATE
4346 D3F5
                              USCMD
                       OUT
4348 3E40
                      MVI A,40H ; CODE TO RESET USART
434A D3F5
                      OUT USCMD ;OUTPUT ON CMD CHANNEL MVI ,O5EH ;CE IMPLIES ASYN MODE (X16)
434C 3E5E
                              , HTG, 2TH : TO
                                                   8 DATA BITS
                                                   ODD PARITY
                                                   1 STOP BIT
434E D3F5
                      OUT USCMD ; OUTPUT ON CMD CHANNEL
4350 AF
                      XRA
                             A
                                     CLEAR A, SET ZERO
4351 213942
                      LXI H, TCBA ; CLEAR TCBA AND RCBA
4354 77
                      MOV
                             M, A
4355 23
                      INX
                              Н
4356 77
                      MOV
                              M.A
4357 23
                      INX
                               Н
4358 77
                       MOV
                               M, A
4359 23
                       INX
                               H
435A 77
                      MOV
                               M, A
435B FB
                      ΕI
                                       ; ENABLE INTERUPTS
435C C9
                      RET
                                       ; AND RETURN TO USER
435D 213B42
              UREAD: LXI
                               H, RCBA
                                      :CHECK READ IDLE
4360 7E
                              A, M
                      MOV
4361 B7
                      ORA
                               Α
4362 C26B43
                      JNZ
                              UROUT
4365 23
                      INX
                              Н
4366 7E
                      MOV
                              A, M
4367 B7
                      ORA
                              A
4368 CA7743
                      JZ
                              URDA
                                       ; READ IS IDLE-PROCEDE
436B.3EFE
              UROUT:
                      MVI
                                      ;ALREADY RUNNING-ERROR STATUS
                              A.OFEH
436D 217643
                      LXI
                              H, URDB
                                      ; SET UP RETURN ADDRESS
4370 E5
                      PUSH
                              H
                                       : PUSH IT INTO STACK
4371 EB
                      XCHG
                                       ; H GETS COMMAND BLOCK ADDRESS
4372 CD5B42
                      CALL
                              CLEAN
                                       ; CALL CLEANUP ROUTINE
4375 E9
                      PCHL
                                       ; EFFECTIVELY CALLS END ROUTINE
4376 C9
              URDB:
                      RET
                                       ; RETURN TO USER
4377 EB
              URDA:
                      XCHG
                                       ; H GETS COMMAND BLOCK ADDRESS
4378 223B42
                      SHLD
                              RCBA
                                      ; RCBA GETS COMMAND BLOCK ADDRESS
437B 3A3742
                      LDA
                              LCMD
                                      GET LAST COMMAND
437E F616
                      ORI
                              16 H
                                      ; SET RXE AND DTR AND RESET ERRORS
4380 323742
                      STA
                              LCMD
                                       ; AND RETURN TO MEMORY
4383 OF
                      RRC
                                       :SET CARRY EQUAL TO TXE
```

; ****

4387	3E02		MVI	A,2	
4389	323842		STA	TCMD	
438C	07	URDC:	RLC	BILLY NEW	
	D3F5		OUT	USCMD	; OUTPUT CMD
438F	DBF4		IN	USDAI	; CLEAR USART OF LEFT OVER CHARACTERS
4391	DBF4		IN	USDAI	
4393	3E82		MVI	A,82H	;MDS-CLEAR RECEIVE INTERUPT
4395	D3F3		OUT	OF3H	; MDS
4397	3EF6		MVI	A,OF6H	; MDS-ENABLE LEVEL THREE
4399	D3FC		OUT	OFCH	;MDS
439B	FB		EI		; ENABLE INTERUPTS
439C	C9		RET		:RETURN TO USER
439D	213942	UWRITE:	LXI	Н, ТСВА	:CHECK WRITE IDLE
43A0	7E		MOV	A , M	2011
43A1	B7		ORA	Α	
-	C26B43		JNZ	UROUT	;BUSY-EXIT
43A5	23		INX	Н	100 BASEN - 1 TUO 871
43A6	7E		MOV	A . M	
43A7	C26B43		JNZ	UROUT	;BUSY-EXIT
43AA	EB		XCHG	10010	OK-H GETS COMMAND BLOCK ADDRESS
43AB	223942		SHLD	TCBA	TCBA GETS COMMAND BLOCK ADDRESS
43AE	3A3742		LDA	LCMD	GET LAST COMMAND
-	F623		ORI		
43B3				023H	; SET RTS, DTR, AND TXEN
	323742		STA	LCMD	
43B6	D3F5		OUT	USCMD	
	3EF6		MVI	A,OF6H	; MDS-ENABLE LEVEL THREE INTERUPTS
43BA	D3FC		OUT	OFCH	; MDS
-	FB		EI		; ENABLE SYSTEM INTERUPTS
43BD.	09		RET		; AND RETURN

```
: * * * * *
                     USER IS A TEST PROGRAM WHICH EXERCISES USRUN
43BE 3EC3
             USER:
                     IVM
                           A,OC3H ; MDS-SET INTERUPT VECTOR
43C0 321800
                     STA 018H
43C3 216842
                     LXI H, VECTOR
43C6 221900
                     SHLD 019H
                     MVI AA, C' ; SET GENERAL BLOCK TO A 'C'
43C9 3E43
43CB 111442
                     LXI D, GBLOCK
43CE 12
                          D
                     STAX
43CF CD2F43
                     CALL USRUN
43D2 210040
                     LXI
                           H, BUFIN ; CLEAR INPUT BUFFER
43D5 AF
                     XRA
                            Α
43D6 77
                     MOV
                            M, A
43D7 2C
                     INR
                             L
43D8 C2D643
                     JNZ
                            $-2
43DB 210041
                     LXI
                             H, BUFOUT ; INITIALIZE OUTPUT BUFFER
43DE 75
                     MOV
                             M, L
43DF 2C
                     INR
                             L
43E0 C2DE43
                             $-2
                     JNZ
43E3 65
                     MOV
                             H,L
                                     ; REINTIALIZE CONTROL BLOCKS
                             L, R
43E4 2E52
                     MVI
43E6 220042
                     SHLD
                            RBLOCK
43E9 2E57
                     MVI
                            L, W'
43EB 220A42
                     SHLD
                            TBLOCK
43EE 6C
                     MOV
                           L,H
43EF 220642
                     SHLD
                           RCCT
43F2 221042
                     SHLD
                            TCCT
43F5 110042
                     LXI
                           D, RBLOCK ; START READ
43F8 CD2F43
                     CALL
                           USRUN
43FB 110A42
                     LXI
                            D, TBLOCK ; START WRITE
43FE CD2F43
                     CALL
                           USRUN
4401 3EFF
                     IVM
                           A, OFFH ; LOOP WAITING COMPLETION
4403 321642
                     STA
                            FLAG ;FLAG WILL BE SET BY COMPLETION ROUTINES
4406 3A1642
                     LDA
                            FLAG
4409 B7
                     ORA
                            A
440A C20644
                     JNZ
                             $ - 4
440D 210040
                     LXI
                             H, BUFIN ; TEST INPUT BUFFER = OUTPUT BUFFER
4410 7E
             COMLP:
                     MOV
                             A, M
4411 24
                     INR
                             H
4412 BE
                     CMP
                             M
4413 C21E44
                     JNZ
                             COMER
4416 25
                     DCR
                             H
4417 2C
                     INR
4418 C21044
                     JNZ
                             COMLP
441B C3BE43
                     JMP
                             USER
                                    :GOOD COMPARE-REPEAT TEST
441E C7
            COMER: RST
                                    ; ERROR-RETURN TO MONITOR
0000
                     END
```

BSTAT	OOFF	BUFIN	4000	BUFOU	4100	CEND	0001
CLEAN	425B	COMER	441E	COMLP	4410	EXA	42C1
EXCHA	42BE	FLAG	4216	GBLOC	4214	GSTAT	0000
LCMD	4237	LOADA	423E	MTAB	423D	PEND	42CF
RBAD	4202	RBLOC	4200	RCBA	423B	RCCT	4206
RCR	4217	RCRA	4208	RISR	4288	RISRA	42AE
RISRB	4299	RISRE	42B9	RRCT	4204	TBAD	420C
TBLOC	420A	TCBA	4239	TCCT	4210	TCMD	4238
TCR	4227	TCRA	4212	TISR	42D4	TISRA	42EC
TRCT	420E	TUTE	4304	TUTE 1	4324	TUTE2	4314
TUTE3	431C	TUTE 4	4321	UCLEA	4340	URDA	4377
URDB	4376	URDC	438C	UREAD	435D	UROUT	436B
USCMD	00F5	USDAI	00F4	USDAO	00F4	USER	43BE
USRUN	432F	USTAT	00F5	UWRIT	439D	VECTO	4268
VOUT	427E				ABJO: RI		

APPENDIX A 8251 DESIGN HINTS

1. Output of a command to the USART destroys the integrity of a transmission in progress if timed incorrectly.

Sending a command into the USART will overwrite any character which is stored in the buffer waiting for transfer to the parallel-to-serial converter in the device. This can be avoided by waiting for TxRDY to be asserted before sending a command if transmission is taking place. Due to the internal structure of the USART, it is also possible to disturb the transmission if a command is sent while a SYN character is being generated by the device. (The USART generates a SYN if the software fails to respond to TxRDY.) If this occurrence is possible in a system, commands should be transferred only when a positive-going edge is detected on the TxRDY line.

RxE only acts as a mask to RxRDY; it does not control the operation of the receiver.

When the receiver is enabled, it is possible for it to already contain one or two characters. These characters should be read and discarded when the RxE bit is first set. Because of these extraneous characters the proper sequence for gaining synchronization is as follows:

- 1. Disable interrupts
- Issue a command to enter hunt mode, clear errors, and enable the receiver (EH,ER,RxE= 1)
- 3. Read USART data (it is not necessary to check status)
- 4. Enable interrupts

The first RxRDY that occurs after the above sequence will indicate that the SYN character or

characters have been detected and the next character has been assembled and is ready to be read.


3. Loss of CTS or dropping TxEnable will immediately clamp the serial output line.

TxEnable and RTS should remain asserted until the transmission is complete. Note that this implies that not only has the USART completed the transfer of all bits of the last character, but also that they have cleared the modem. A delay of 1 msec following a proper occurrence of TxEmpty is usually sufficient (see item 4). An additional problem can occur in the synchronous mode because the loss of TxEnable clamps the data in at a SPACE instead of the normal MARK. This problem, which does not occur in the asynchronous mode, can be corrected by an external gate combining RTS and the serial output data.

- 4. Extraneous transitions can occur on TxEmpty while data (including USART generated SYNs) is transferred to the parallel-to-serial converter. This situation can be avoided by ensuring that TxEmpty occurs during several consecutive status reads before assuming that the transmitter is truly in the empty state.
- 5. A BREAK (i.e., long space) detected by the receiver results in a string of characters which have framing errors.

If reception is to be continued after a BREAK, care must be taken to ensure that valid data is being received; special care must be taken with the last character perceived during a BREAK, since its value, including any framing error associated with it, is indeterminate.

8251 PROGRAMMABLE COMMUNICATION INTERFACE



8255A Programmable Peripheral Interface Applications

by Alan Ebright

INTRODUCTION
OVERVIEW
8080 CPU MODULE INTERFACE
PERIPHERAL INTERFACE SECTION2-66
INTERNAL LOGIC SECTION
Mode Definition oppins le seraldor et 2-6 Bit Set/Reset 2-6
INTERRUPT CONTROL LOGIC STATUS WORDS
SOFTWARE CONSIDERATION2-7
MODE 0 — STATUS DRIVEN PERIPHERAL INTERFACE2-73
8255A To Peripheral Hardware Interface. 2-73 8080 CPU Module To 8255A Interface 2-75 Mode 0 Interface Software 2-75 Summary/Conclusions 2-76
MODE 1 — INTERRUPT DRIVEN PRINTER INTERFACE
CPU Module To 8255A Interface 2-78 8255A To Peripheral Interface 2-78 Mode 1 Software Driver 2-78 Summary/Conclusions 2-80
MODE 2 — 8080 TO 8080 INTERFACE
Hardware Discussion
APPENDIX A — 8255A QUICK REFERENCE

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied. © Intel Corporation, 1978

- inga febril 46 -ed

INTRODUCTION

Microprocessor-based system designs are a costeffective solution to a wide variety of problems. When a system designer is presented with the task of selecting a microprocessor for a design, the capabilities of the microprocessor should not be the only consideration. The microprocessor should be an element of a compatible family of devices. The MCS-80 component family is a group of compatible devices which have been designed to directly address and solve the problems of microprocessor-based system design. One member of the MCS-80 component family is Intel's 8255A programmable peripheral interface chip. This device replaces a significant percentage of the logic required to support a variety of byte oriented Input/ Output interfaces. Through the use of the 8255A, the I/O interface design task is significantly simplified, the design flexibility is increased, and the number of components required is reduced.

This application note presents detailed design examples from both the hardware and software points of view. Since the 8255A is an extremely flexible device, it is impossible to list all of the applications and configurations of the device. A number of designs are presented which may be modified to fulfill specific user interface requirements.

Detailed design examples are discussed within the context of the 8080 system shown in Figure 1. The basic 8080 system is composed of the CPU module, memory module, and the I/O module. CPU module and memory module design are discussed

DATA BUS (8 LINES)

CONTROL BUS (6 LINES)

ADDRESS BUS (16 LINES)

I/O MODULE

within other Intel publications. This application note deals exclusively with I/O module design. It is assumed that the reader is familiar with the MCS-80 User's Manual and/or the MCS-85 User's Manual, particularly the 8255A device description.

OVERVIEW OF THE 8255A

The 8255A block diagram shown in Figure 2 has been divided into three sections: 8080 CPU Module Interface, Peripheral Interface, and the Internal Logic.




Figure 2. 8255A Block Diagram

8080 CPU MODULE INTERFACE


The 8255A is a compatible member of the MCS-80 component family and, therefore, may be directly interfaced to the 8080. Figure 3 displays one method of interconnecting the 8255A and an 8080 CPU module. The 8080 CPU module consists of the 8080A CPU, the 8224 Clock Generator, and the 8228 System Controller. The system shown in Figure 3 utilizes a linear select scheme which dedicates an address line as an exclusive enable (chip select) for each specific I/O device. The chip select signal is used to enable communication between the selected 8255A and the 8080 CPU. I/O Ports A, B, C, or the Control Word Register are selected by the two port select signals (A1, A0). These signals (A₁ and A₀) are driven by the least significant bits of the address bus. The I/O port select characters required by this configuration are shown in Figure 4.

When a system utilizing the linear select scheme is implemented, a maximum of six I/O devices may be selected. If more than six I/O devices must be addressed, the six device select bits must be encoded to generate a maximum of 64 device select lines. Note that when large systems are implemented, bus loading considerations may require that bus drivers be included in the CPU module. The MCS-80 component family contains parts which are designed to perform this function (8216, 8226).

The 8255A I/O read (\$\overline{RD}\$) and I/O write (\$\overline{WR}\$) signals may be directly driven by the 8228. This results in an isolated I/O architecture where 8080 Input/Output instructions are used to reference an independent I/O address space. An alternate approach is memory mapped I/O. This architecture treats an area of memory as the I/O address space. The memory mapped I/O architecture utilizes 8080 memory reference instructions to access the I/O address space. Interfacing with the 8080 is outlined in Chapter 3 of the "8080 Microcomputer User's Manual".

The most important feature of the 8255A to 8080 CPU Module Interface is that for small system designs the 8255A may be interfaced directly to

the standard MCS-80 component family with no external logic. Minimum external logic is required in large system designs.



Port Selected	Hexadecimal Port Select Character (Used with IN or OUT Instructions)
Port A 8255A = 1	F8
Port B 8255A = 1	F9
Port C 8255A = 1	FA
Control Word Register 8255A #1	FB
Port A 8255A = 2	F4
Port B 8255A = 2	F5
Port C 8255A = 2	F6
Control Word Register 8255A #2	F7

Figure 4. I/O Port Select Characters




Figure 3. Linear Select 8255A Interconnect

PERIPHERAL INTERFACE SECTION

The peripheral interface section contains 24 peripheral interface lines, buffers, and control logic. The characteristics and functions of the interface lines are determined by the operating mode selected under program control. The flexibility of the 8255A is due to the fact that the device is programmable. Three modes of operation may be selected under program control: Mode 0 - Basic Input/Output, Mode 1 - Strobed Input/Output with interrupt support, and Mode 2 - Bidirectional bus with interrupt support. Through selecting the correct operating mode, the interface lines may be configured to fulfill specific interface requirements. The characteristics of the interface lines within each mode must be understood so that the designer may utilize the 8255A to achieve the most efficient design. Table I lists the basic features of the peripheral interface lines within each mode group. Figure 5 shows the grouping of the peripheral interface lines within each mode.

Table I. Features of Peripheral Interface Lines

One bidirectional bus which contains:

5 control lines Interrupt support logic Inputs and outputs are latched

Mode 0 or Mode 1.

8-bit bidirectional bus supported by Port A

The remaining 11 lines may be configured in either

Mode 0 - Basic Input/Output Two 8-bit ports Two 4-bit ports with bit set/reset capability Outputs are latched Inputs are not latched Mode 1 - Strobed Input/Output One or two strobed ports Each Mode 1 port contains: 8-bit data port 3 control lines Interrupt support logic Any port may be input or output If one Mode 1 port is used, the remaining 13 lines may be configured in Mode 0. If two Mode 1 ports are used, the remaining 2 bits may be input or output with bit set/reset capability. Mode 2 - Strobed Bidirectional Bus

One feature of Port C is important to note. Each Port C bit may be individually set and reset. Through the use of this feature, device strobes may be easily generated by software without utilizing external logic. The Mode 1 and Mode 2 configurations use a number of the Port C lines for interrupt control lines. Thus, the 8255A contains a large portion of the logic required to implement an interrupt driven I/O interface. This feature simplifies interrupt driven hardware design and saves a significant amount of the external logic that is normally required when less powerful I/O chips are used. In fact, the design examples contained in this application note describe how interrupt driven interfaces may be designed such that the only interrupt control logic required is that contained in the 8255A.




Figure 5. Grouping of Peripheral Interface Lines

INTERNAL LOGIC SECTION

The internal logic section manages the transfer of data and control information on the internal data bus (refer to Figure 2). If the port select lines (A₁ and A₀) specify Ports A, B, or C, the operation is an I/O port data transfer. The internal logic will select the specified I/O port and perform the data transfer between the I/O port and the CPU interface. As was previously mentioned, both the functional configuration of each port and bit set/reset on Port C are controlled by the system's software. When the control word register is selected, the internal logic performs the operation described by the control word. The control word contains an opcode field which defines which of the two functions are to be performed (mode definition or bit set/reset).

Mode Definition

When the opcode field (Bit 7) of the control word is equal to a one, the control word is interpreted by the 8255A as a mode definition control word. The mode definition control word (shown in Figure 6) is used to specify the configuration of the

CONTROL WORD D₆ D₅ D₄ D₃ D₂ D₁ D₀ GROUP B PORT C (LOWER - PC3-PC0) 1 = INPUT 0 = OUTPUT PORT B 1 = INPUT 0 = OUTPUT MODE SELECTION 0 = MODE 0 1 = MODE 1 GROUP A PORT C (UPPER - PC7-PC4) 0 = OUTPUT PORT A 0 = OUTPUT MODE SELECTION 01 = MODE 1 1X = MODE 2 OPCODE 1 = MODE SET

Figure 6. Mode Definition Control Word


24 8255A peripheral interface lines. The system's software may specify the modes of Port A and Port B independently. Port C may be treated independently or divided into two portions as required by the Port A and Port B mode definitions.

Example #1: This example demonstrates how a mode control word is constructed and issued to an 8255A. The mode control word is passed to the device through the use of an output instruction that references an 8080 I/O port address. The value of the I/O port address is determined by the 8080 CPU interface implemented. This example references the I/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

If an 8255A is to be configured through the use of the mode control word interface as:

Port A	Mode 0 Input
Port B	Mode 1 Output
Port C	Bits PC7-PC4 Output
Port C	Bit 3 Input

The following mode control word is used:



The assembly language program is:



Bit Set/Reset and a characteristic landing A8208 44

When the opcode field (Bit 7) of the control word is equal to a zero, the control word is interpreted by the 8255A as a Port C bit set/reset command word (see Figure 7). Through the use of the bit set/reset command, any of the 8 bits on Port C may be independently set or reset. Note that control word bits 6-4 are not used. Bits 6-4 should be set to zero.






Figure 7. Bit Set/Reset Control Word

Example #2: This example demonstrates how a Port C bit set/reset control word is constructed and issued to an 8255A. The bit set/reset control word is passed to the device through the use of an output instruction that references an 8080 I/O port address. The value of the I/O port address is determined by the 8080 CPU interface implemented. This example references the I/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

Control word (see Figure 7).



The assembly language program is:



NOTE: An MVI instruction is used to load the reset bit 3 control word into the A register. Since it is known that the set bit control word is already in the A register, a "DCR A" Instruction could be used to generate the correct control word and save one byte of code.

00000111 - 1 = 00000110 (RESET BIT 3 CONTROL WORD)

Example #3: This example demonstrates one simple method of performing a bit set/reset operation on Ports A and B. The state of any output port may be determined by reading the port. The assembly language program which may be used to set/reset Port A or B bits is:



INTERRUPT CONTROL LOGIC STATUS WORDS

As previously mentioned, the 8255A Mode 1 and Mode 2 configurations support interrupt control logic. If a read of Port C is issued when the 8255A is configured in Mode 1, the software will receive the Mode 1 status word shown in Figure 8. The bits in the status word correspond to the state of the associated Port C lines (buffer full, interrupt request, etc.). The INTE bit shown in the status word corresponds to the interrupt enable flip-flop contained in the 8255A. This signal is not available externally. The structure of the Mode 1 status word varies as a function of the mode of the 8255A. Example #4 shows the status word which results from reading Port C from an 8255A which is configured with Port A Mode 1 input and Port B Mode 1 output.





Figure 8. Mode 1 Status Word

Example #4 – MODE 1 STATUS WORD


If an 8255A is to be configured through the use of the mode control word interface as:

Port A Mode 1 Input
Port B Mode 1 Output
Port C Bits 6 & 7 Output

The following mode control word is used:



After the 8255A mode control word has been issued, a READ of Port C will obtain the following Mode 1 status word:



NOTE: The Port C I/O bits D7 and D6 should be modified through the use of the Port C bit set/reset command word. If a write to Port C is issued, the INTEA and INTEB bits may be inadvertently modified by the user. The IBFA, INTRA, OBFB, and INTRB bits will not be modified by either a write to Port C or a bit set/reset command. These four bits always reflect the state of the interrupt control logic.

Note that the Mode 2 status word (shown in Figure 9) differs from the Mode 1 status word. The format of the status word data bits D_2-D_0 are defined by the specification of the Port B configuration. Example #5 shows the structure of the Mode 2 status word when the 8255A is configured with Port A Mode 2 (bidirectional bus) and Port B Mode 1 input.

The Mode 1 and Mode 2 status words reflect the state of the interrupt logic supported by the 8255A.

Example #6 demonstrates how the interrupt enable bits are controlled through the use of the Port C bit set/reset feature. The application examples provide a more detailed explanation of the use of the Port C status word in the Mode 1 and Mode 2 configurations.

PORT C BITS D₆ D₅ D₄ D₃ D₂ GROUP A MODE 0 INPUT/OUTPUT De Da D₃ OBFA INTE IBFA INTE2 INTRA D₁ Do 1/0 1/0 1/0 MODE 1 PORT D₂ D₁ Do INTER IBF_B INTR_B MODE OUTPUT Do D₁ INTEB OBFB INTEB


Figure 9. Mode 2 Status Word

Example #5 - MODE 2 STATUS WORD


If the 8255A is to be configured as follows:

Port A Mode 2 Bidirectional Bus Port B Mode 1 Input

The following mode control word is used:



After the 8255A mode control word has been issued, a read of Port C will obtain the following Mode 2 status word:



Example #6 - MODE 2 INTERRUPT ENABLE/ DISABLE

The Mode 2 status word shown in Figure 9 contains two interrupt enable bits:

INTE₁ - Bit 6 - Enable output interrupts INTE₂ - Bit 4 - Enable input interrupts

Bit set/reset control words may be constructed which may be used to control the INTE bits.

Set Bit 6 (Enable Output Interrupts) = 00001101 Binary

Reset Bit 6 (Disable Output Interrupts) = 00001100 Binary

Set Bit 4 (Enable Input Interrupts) = 00001001 Binary

Reset Bit 4 (Disable Input Interrupts) = 00001000 Binary

The control words shown were constructed from the standard bit set/reset format shown in Figure 7.

The value of CWR used in the following program example corresponds to the 8080 configuration shown in Figure 3.

CWR	EQU	OFBH	;8255A = 1 CONTROL WORD REGISTER
	ENABLE	INTERRUPTS FO	DR MODE 2 OUTPUT (SET PORT C BIT 6)
	MVI OUT	A, 00001101B CWR	; GET SET BIT 6 CONTROL WORD ; OUTPUT TO 8255 #1 CONTROL WORD REGISTER
	DISABL	E INTERRUPTS F	OR MODE 2 OUTPUT (RESET PORT C BIT 6)
45	MVI	A, 00001100B CWR	; GET RESET BIT 6 CONTROL WORD OUTPUT TO 8255A #1 CONTROL WORD REGISTER

SOFTWARE CONSIDERATIONS

Regardless of the mode selected, the software must always issue the correct mode control word after a reset of the device. Generally, an initialization routine is constructed which issues the correct mode control word, sets up the initial state of the control lines, and initializes any program internal data.

Many of the software requirements of the 8255A vary as a function of the mode selected. The simplest mode supported by the device is Mode 0 (Basic Input/Output). Generally, Mode 0 is used for simple status driven device interfaces (no interrupts). Figure 10 illustrates sample software that could be used to support such interfaces. Most devices support a BUSY or READY signal which is used to determine when the device is ready to input or output data and a DATA STROBE which is used to request data transfer (DATA STROBE may easily be generated with the Port C bit set/ reset feature). In the Mode 0 configuration, Ports A and B are used to input/output byte oriented data. Port C is used to input 8255A status, peripheral status and to drive peripheral control lines.

When the Mode 1 and Mode 2 configurations are used, the software is generally required to support interrupts. Software routines written for an interrupt driven environment tend to be more complex than status driven routines. The added complexity is due to the fact that interrupt driven systems are constructed such that other software tasks are run while the I/O transaction is in progress. A software routine that controls a peripheral device is generally referred to as a device driver. One method of implementing an interrupt driven device driver is to partition the device driver into a "Command Processor" and an "Interrupt Service Routine". The command processor is the module that validates




Figure 10. Sample Status Driven Software Flowchart

and initiates user program requests to the device driver. A common method of passing information between the various software programs is to have the requesting routine provide a device control block in memory. A sample device control block is shown in Table II.

Table II. Sample Device Control Block

NAME	DESCRIPTION
Status	This 1-byte field is used to transmit the status of the I/O transaction (busy, complete, etc.).
Opcode	This 1-byte field defines the type of I/O (READ, WRITE, etc.).
Buffer Address	This 2-byte field specifies the source/destination of the data block.
Character Count	This 1-byte field is a count of the number of characters involved in the transaction.
Character Transferred Count	This 1-byte count of the number of characters which were actually transferred.
Completion Address	This 2-byte field is the address of the user supplied completion routine which will be called after the I/O has been performed.

block. Control is then returned to the requestor so that other processing may proceed. The interrupt service routine processes the remainder of the transaction.

The interrupt service routine supports the following functions:

- 1. The state of the machine (registers, status, etc.) must be saved so that it may be restored after the interrupt is processed.
- 2. The source of the interrupt must be determined. The hardware may support a register which indicates the interrupting device, or the software may poll the devices through interrogating the Port C status word of each 8255A.
- 3. Data must be passed to or from the device.
- 4. Control must be passed to the requesting routine at the completion of the I/O.
- 5. The state of the machine must be restored before returning to the interrupted program.

STATE DETERMINE SOURCE OF INTERRUPT ERROR VALID TRANSACTION COMPLETE SET UP INITIAL STATE OF DEVICE & SHOW DEVICE CONTROL TO USER CALL USER DECOD INPUT/ OUTPUT COMPLETIO CHARACTER OPCODE 1 OPCODE 0 OPCODE r

Figure 11. Command Processor

START

1/0

START

ENABLE INTERRUPTS

TO CALLER

START

Figure 12. Interrupt Service Routine

processor and interrupt service routine modules.

The rest of this application note presents specific

application examples. All of the 8080 assembly

language programs supplied with the application examples use the standard Intel 8080 assembly

language mnemonics. The programs discussed use

the program equate statement to specify all hard-

ware related data. Equate statements are used so

that all references to an I/O port may be changed

through a simple reassignment of the port address

in the equate statement.

RESTORE

MODE 0 – STATUS DRIVEN PERIPHERAL INTERFACE

This design example shows how a single 8255A in Mode 0 may be used to develop a status driven interface (no interrupts) for the Centronics 306 character printer, the Remex paper tape punch, and the Remex paper tape reader.

8255A To Peripheral Hardware Interface

The first step in the design is to examine the specification for the peripheral devices and identify the control and data signals which must be supported by the interface. Table III lists the signals which were chosen to be supported by the 8255A interface. All three of the devices support the standard

Table III. Peripheral Interface Signals

CHARACTER	PRINTER
Name:	DATA 0-DATA 7
Definition:	Input data levels. A high signal represents a binary 1 and a low signal represents a binary 0. These eight lines are the data lines to the printer.
Name:	DATA STROBE
Definition:	A 0.5 μ sec pulse (minimum) used to transfer data from the 8255A to the printer.
Name:	BUSY
Definition:	The level indicating that the printer cannot receive data.
APER TAPE	PUNCH
Name:	TRACKS 1-8 DATA INPUT
Definition:	Input data levels. A high signal causes a hole to be punched on the associated track. These eight lines are the data lines to the printer.
Name:	PUNCH COMMAND INPUT
Definition:	A true condition moves the tape and initiates punching the tape. This signal is actually a data strobe.
Name:	PUNCH READY OUTPUT
Definition:	True signal indicates that the punch is ready to accept a punch command. This is the punch busy line.
APER TAPE	READER
Name:	DATA TRACK OUTPUTS
Definition:	True signal indicates data track hole. These eight lines are the data lines from the punch
Name:	DRIVE RIGHT
Definition:	True signal drives the tape to the right and reads a character. This signal is actually the data strobe (initiate read signal).
Name:	DATA READY OUTPUT
Definition:	True signal indicates data track outputs are in "On character" condition. This signal is the reader busy line.

BUSY/DATA STROBE interface discussed previously (see Figure 10). Figure 13 is a block diagram of the interface design. The 8255A Port A is configured as a Mode 0 output port which is used to support the printer and the paper tape punch data bus. Port B is configured as a Mode 0 input port and is used to input the paper tape reader data. Three of the Port C lower bits (PC2–PC0) configured in input mode are used to input the device busy indications. Three of the Port C upper bits (PC6–PC4) configured in output mode are used to support the device strobe signals required by each device.

The drive requirements of the interface lines are a function of the peripheral interface circuitry, the length of the interface cable, and the environment in which the unit is running. In this particular design example, all output lines from the 8255A to the peripherals were buffered through a 7407 buffer/driver. The input lines from the peripherals were fed directly into the Port C and Port B inputs.

8080 CPU Module To 8255A Interface

The schematic of the completed hardware design is shown in Figure 14. The CPU module design shown is the design which was implemented for Intel's SDK 80 kit board. The 8255A is addressed through the use of an isolated I/O architecture utilizing a linear select scheme. Address bits A₁ and A₀ are used to select the 8255A port. Address bit A₃ is the exclusive enable for 8255A #1. Examination of the schematic shows that all of the 8255A interface lines are directly driven by the CPU module.






Figure 13. Interface Block Diagram



2-74

Mode 0 Interface Software

An initialization routine and three device drivers (one for each peripheral device) are required to support the peripheral interface. The I/O port addresses implemented by the hardware are shown in Figure 15. The unused chip select bits are set to one so that chip select conflicts will not result if the unused bits are required by an expanded system.



Port Selected	Port Select Character (In Hexadecimal)	
Port A 8255A #1	F4	1
Port B 8255A #1	F5	
Port C 8255A #1	F6	
Control Word Register 8255A #1	F7	
Port A 8255A #2	EC	
Port B 8255A #2	ED	
Port C 8255A #2	EE	
Control Word Register 8255A #2	EF	

Figure 15. I/O Port Addresses

Note that the initialization routine issues the mode control word (shown in Figure 16). It also sets the low true DATA STROBE signals to an inactive (high) state.




Figure 16. Mode Control Word

```
ISIS 8080 MACRO ASSEMBLER, V1.0 PAGE 1
MODE ZERO EXAMPLE
                                  TITLE 'MODE ZERO EXAMPLE'
                                  CHARACTER PRINTER, PAPER TAPE PUNCH, PAPER TAPE READER MODE ZERO EXAMPLE
                      .....
                       .....
                                  PROGRAM EQUATES
                        *****
                                                        ; 8255 PORT A
; 8255 PORT B
; 8255 PORT C
; 8255 CONTROL WORD REGISTER
  OOFA
                       PORTA
PORTB
PORTC
                                 INITIALIZATION CONTROL WORD
                                             USED TO CONFIGURE THE 8255 AS FOLLOWS:
                        *****
                        ICW EQU
                                            10000011B
                                                                   : INITIALIZATION CONTROL WORD
                                  SET/RESET CONTROL WORDS FOR GENERATION OF DATA STROBES ON FORT {\tt C.}
                                  EQU
EQU
EQU
EQU
EQU
                                                                   ; PRINTER DATA STROBE ON ; PRINTER DATA STROBE OFF ; PUNCH DATA STROBE ON ; PUNCH DATA STROBE OFF READER DATA STROBE OFF ; READER DATA STROBE OFF
                                  BIT MASK FOR DEVICE BUSY CHECK
                        *****
                                                        ; LINE PRINTER BUSY
```

The three peripheral drivers which follow all have the basic structure discussed previously. Consider the printer routine. Here the user routine places an ASCII data character in the C-register and passes control to the LPST location through a subroutine call. The printer driver interrogates the status of the printer by reading Port C. If the printer is busy, the routine will loop until the printer is idle. When the printer is ready to accept a data character, the character is placed on the Port A lines and a DATA STROBE is generated. After generating the DATA STROBE, the driver executes a subroutine return to the caller.

The DATA STROBE signals to the devices are generated through the use of the Port C bit set/reset feature. The bit set/reset control words used are shown in Figure 17.

Summary/Conclusions

This design example discussed the basic hardware and software required to handle a simple device interface. The 8255A will easily accommodate a more complex interface design which utilizes additional interface lines supported by the peripheral.






Figure 17. Bit Set/Reset Control Words

For instance, one of the spare Port C output lines may be used to control the punch direction. Support of this additional feature would require minor modification of the device driver so that the punch direction line could be specified by the user routine.

Through consideration of this example, the use of the 8255A in Mode 0 should become evident.







MODE 1 INTERRUPT DRIVEN PRINTER INTERFACE

The status driven interface described in the previous example required the software driver to poll the device status for completion. An alternate approach is to construct the device interface such that an interrupt is used to signal the completion of the operation. When an interrupt driven interface is utilized, the time that was dedicated to polling can be used to perform other functions and the effective processor through-put is increased. This example demonstrates how an 8255A configured in Mode 1 may be used to develop an interrupt driven interface for the Centronics 306 character printer.

CPU Module To 8255A Interface

The 8080 bus interface implemented for this example is the same as the Mode 0 example with the addition of interrupt support. Interrupt support is implemented through the use of a special feature of the 8228 System Controller. If only one interrupt vector is required (such as in small systems), the 8228 can automatically assert an RST 7 instruction onto the data bus at the proper time. This option is selected by connecting the INTA output of the 8228 to the +12-volt supply through a 1K ohm series resistor.

The Mode 1 interrupt support logic of the 8255A provides an interrupt request line for each port. The 8255A interrupt request line (INTR_A) must be connected to the INT line of the 8080. A 10K ohm pullup resistor is used to insure that the V_{IH} requirements of the 8080 are met.

8255A To Peripheral Interface

The interrupt driven configuration control signal interface to the printer is different than the status driven interface. Instead of a BUSY/DATA STROBE interface, a DATA STROBE/ACK interface is supported. The ACK signal notifies the 8255A that a character transferred to the printer by a DATA STROBE has been accepted. After an ACK is issued the printer is considered idle. The block diagram shown in Figure 18 displays the interface signals used.

The Mode 1 interrupt driven peripheral support signals used are:

PA7-PA0 - Output Data

Used to support the printer data port.

OBF


- Output Buffer Full

This line goes low when data is placed in the output buffer. The OBF signal may be used as a data strobe signal when interfacing to peripherals which do not require a pulsed input. The Centronics 306 requires a pulsed DATA STROBE signal. This signal is supported by Port C bit 0.

ACK

- ACKnowledge

This line is used to signal the 8255A that the device has accepted the data. This line is supported by the printer ACKNLG signal.



DATA BUS BUFFERED WITH 7407.
 ALL 8255A OUTPUT LINES ARE PULLED UP TO +5 V AT THE PERIPHERAL.

Figure 18. Interface Block Diagram

Mode 1 Software Driver

The software driver implemented for this example utilizes the typical interrupt driven software structure outlined previously. The initialization routine issues the mode control word (shown in Figure 19) to the 8255A after reset of the device. The initialization routine also places a jump to the interrupt service routine in the interrupt location for RST 7. The command processor is started by the user routine through a subroutine call to PSTRT, with the address of the control block in the D and E registers (the control block format is shown in Table IV). The command processor insures that an I/O operation is not already in progress, starts the I/O, enables interrupts, and returns to the caller so that other processing may proceed.

After a character is placed in the output buffer, the DATA STROBE signal is generated through the use of the Port C bit set/reset feature. When the ACK is generated by the printer, the buffer full indication is cleared and the 8255A generates an interrupt. If interrupts are enabled, the interrupt request is serviced by the 8080 CPU through disabling processor interrupts and then executing the instruction at location 38 hexadecimal in program memory. The interrupt service routine saves the processor state and polls the 8255A to determine the source of the interrupt. Once the interrupting device is located, the control block is used to locate the next data character for transfer to the 8255A output buffer. After the entire buffer has been printed, the interrupt service routine passes control to the user-supplied completion routine. Before returning from the interrupt, the state of the processor is restored.




Figure 19. Mode Control Word

Table IV. Printer Software Control Block

NAME	POSITION	DEFINITION
Status	Byte 0	A 1-byte field which defines the completion status of an I/O. 00 = Good completion 01 = Error – command already in progress
Buffer Address	Byte 1, 2	Pointer to the start of the data to print.
Character Count	Byte 3	Count of the number of characters to print.
Character Transferred Count	Byte 4	The number of characters transferred.
Completion Address	Byte 5, 6	Address of a user supplied routine which will be called after the I/O has been performed.

NOTES:

- 1. An opcode field is not required because WRITE is the only operation performed.
- 2. The control block must reside above location FF Hex.

interrupt when polling establishes that no device requires service. Neither of these errors should occur, but if they do, the driver should perform in a consistent fashion. The recovery routines implemented to handle error conditions are determined by the particular applications environment.

Summary/Conclusions

When utilized in a small system design, the 8255A interrupt support logic provides all of the capabilities required to implement an interrupt driven hardware interface without the use of external logic. In larger system designs, the designer may chose to use additional hardware to determine the source of interrupt requests without software polling. The software design required by an interrupt driven system is inherently more complex than the status driven interface. If an interrupt driven system is required the added complexity is a small price to pay for a significant increase in system through-put.

	;****			
	1	CHADA	omen nervi	VTER - INTERRUPT DRIVEN
	n riors		ONE EXAMP	
		PIODE	NATI THURSE	and the same of th
	,****			

	1	PROGR	AM EQUATE	S

30F4	PORTA	EQU	ØF4H	
	PORTB	EQU	ØF5H	; 8255 PORT B
00F6	PORTC	EQU	ØF6H	; 8255 PORT C
00F7	CWR	EQU	ØF7H	; 8255 CONTROL WORD REGISTER
0038	RST7	EQU	Ø38H	; RESTART 7 ADDRESS
	1			
	2****			
	,			
		INITI	ALIZATION	CONTROL WORD
	;		USED T	TO CONFIGURE THE 8255 AS FOLLOWS:
	;			
	,			PORT A - OUTPUT MODE 1
	,			PORT B - INPUT MODE Ø (NOT USED)
	1			PORT C LOWER - OUTPUT


AAN		EOU	101010	108 : INITIALIZATION CONTROL WOR
DUNA	. *****	200	101010	HON ; INTIALIZATION CONTROL WON
		SET/R	ESET CONT	TROL WORDS


1995	STBON	FOU	000000	001B ; SET STROBE
0000	STBOF	EOU	888888	
	;****			
	;	8255	ENABLE/DI	ISABLE INTERRUPT CONTROL WORDS

DOOD	IEN	EQU	000011	
100C	IDN	EQU	000011	100B ; DISABLE INTERRUPTS
	,****			
	1	DEVIC	E STATUS	EQUATES
1000	,****	movi	2000	MANAGED WALL IN THE DOWNSON DAILORD
0800	LPBSY	EQU		; BUFFER FULL (LINE PRINTER BUSY)
8000	INTRA	EQU	нен	; INTERRUPT REQUEST

ISIS 8080 MACRO ASSEMBLER, V1.0 PAGE 2 MODE ONE EXAMPLE

	*****	CONTROL	BLOCK E	QUATES			
0000 0001 0003 0004 0005	CBST CBUF CBCC CBCT CBCMP ;*****	EQU EQU EQU EQU	00H 01H 03H 04H 05H			STATUS BYTE BUFFER ADDRESS CHARACTER COUNT CHARACTER TRANSFERED COUNT COMPLETION SERVICE ADDRESS	
		COMPLET:	ION STAT	US EQUATI	ES		
0000 0001	STGD STE1 ;*****	EQU	00H 01H			GOOD COMPLETION ERROR - COMMAND ALREADY IN	PROGRESS
	;	PROGRAM	ORIGIN				
3000	****	ORG	03000H				
	1	INITIAL	IZATION	ROUTINE			
	;;;***** INIT:	A,H,L R	DGISTERS	MODIFIE	D		
3000 3EAA 3002 D3F7	2002	MVI	A,ICW CWR			CONTROL WORD REGISTER	
3004 3E01 3006 D3F7	;****	MVI	A,STBON CWR			DATA STROBE CONTROL WORD A STROBE (LOW TRUE SIGNAL)	
		SET UP I	RESTART	7 LOCATIO	NC	WITH JUMP TO PINT	
3008 3EC3 300A 323800 300D 213030 3010 223900 3013 C9	HA	MVI STA LXI SHLD RET		; PLACE ; GET AL ; STORE	IN DDF AD	RST7 LOCATION RESS OF INTERRUPT SERVICE RO	UTINE





MODE 2 - 8080 TO 8080 INTERFACE

Due to the drastic reduction of hardware costs, system designs which utilize multiple CPU Modules are becoming more common. An 8080 may be configured as a master CPU and used to control multiple 8080 slave modules which act as intelligent I/O controllers. When multiple CPUs are utilized, a method of processor intercommunication must be supported. Figure 20 is a block diagram of one method of implementing a master/slave interface through the use of the 8255A Mode 2 bidirectional bus.

Hardware Discussion

Two complete 8080 systems are required for this example. Intel's SBC 80/10 OEM board is used as the master CPU module and Intel's SDK 80 board is used as the slave CPU. The SBC 80/10 supports an 8255A which is configured in Mode 2. The 8255A is selected through the use of a decoded select scheme. Through the use of the 8228 RST 7 interrupt feature, a simple interrupt structure is supported. The SDK 80 is configured without interrupts for this example. The external logic required for this example is associated with the slave CPU. Simple logic is implemented which allows the slave CPU to generate the \overline{ACK} and \overline{STB} signals required to READ from and WRITE to the 8255A bidirectional bus with a single I/O instruction.

The system shown in Figure 20 utilizes SSI logic to read the 8255A IBF and OBF signals. If two spare 8255A input lines are available they could be used to input the IBF and OBF signals and eliminate the SSI logic.

Software Discussion

Two sets of software are required to support the processor to processor interface. The master resident software which follows conforms to the simple interrupt driven software structure outlined previously. The initialization routine issues the Mode 2 control word to the 8255A after device reset. The command processor accepts READ/WRITE control blocks which provide a simple user interface for transferring data to/from the slave CPU. The master software is capable of processing both a read and a write control block simultaneously. The slave resident software shown at the end of this example utilizes the status driven approach.

Summary/Conclusions

It is important to note that this design may be expanded to include more slave CPUs by simply adding another 8255A to the master module for each slave. The software drivers discussed address only the passing of data between the two processors. Specific applications generally dictate a software protocol be implemented for information transfer.






Figure 20. Interface Block Diagram



1515 OUGU MACHO ASSEMBLER, V1.0 PAGE 1
MODE TWO EXAMPLE - SLAVE SOFTWARE TITLE 'MODE TWO EXAMPLE - SLAVE SOFTWARE forther comitto 8080 MASTER TO 8080 SLAVE INTERFACE - SLAVE SOFTWARE -MODE TWO EXAMPLE ***** ***** PROGRAM EQUATES PDATA EQU OBFH ; INTERPROCESSOR DATA PORT PSTS EQU 07FH ; STATUS 00BF 007F PSTS BUFFER STATUS MASKS ***** 01H 02H ; OUTPUT BUFFER FULL : INPUT BUFFER FULL OBF IBF EQU PROGRAM ORIGIN ***** ORG 03000H ;***** SLAVE READ ROUTINE INPUTS: NONE OUTPUTS: CHARACTER READ IN C-REGISTER A,C REG MODIFIED na SBC 80/10.... pports an \$\text{3000 DETF} \text{ SLRD:} \text{ SLRD:} \text{ SLRD:} \text{ CET STATUS FULL} \text{ 3002 E60F} \text{ ANI OBF } \text{ SEE IF SUFFER FULL} \text{ 3004 C20030} \text{ JNE SLRD:} \text{ SLRD: NO - LOWERT FULL} \text{ NO - LOWERT FULL} \text{ 3004 CP MOVE C_AA : PLACE IN C-BED 3000 AF MOVE C_AA : RETURN TO CALLER } \text{ RETURN TO CALLER } \text{ \$\text{ \$\te







PAGE 1


```
TITLE 'MODE TWO EXAMPLE - MASTER SOFTWARE'
                                     8080 MASTER TO 8080 SLAVE INTERFACE
- MASTER SOFTWARE -
MODE TWO EXAMPLE
                          .....
                                     PROGRAM EQUATES
                         PORTA
PORTB
PORTC
CWR
RST7
                          *****
                                     INITIALIZATION CONTROL WORD
                                                  USED TO CONFIGURE THE 8255 AS FOLLOWS:
                                         PORT A - MODE 2 BIDIRECTIONAL BUS
PORT B - IMPUT MODE 0 (NOT USED)
REMAINING PORT C LINES - IMPUT MODE (NOT USED)
                           *****
                          :CW EQU 11001011B ; INITIALIZATION CONTROL WORD
  OOCB
                                     8255 ENABLE/DISABLE INTERRUPT CONTROL WORDS
                          ; *****
IENI
IENO
IDNI
IDNO
; *****
                                              00001101B
00001001B
00001100B
00001000B
                                                                          ; ENABLE INPUT INTERRUPTS
; ENABLE OUTPUT INTERRUPTS
; DISABLE INPUT INTERRUPTS
; DISABLE OUTPUT INTERRUPTS
                         STATUS EQUATES


INTRA EQU OBH : INTERRUPT REQUEST
OBFA EQU 80H : OUTFUT BUFFER FULL
IBFA EQU 20H : INPUT BUFFER FULL
  0008
0080
0020
ISIS 8080 MACRO ASSEMBLER, V1.0
MODE TWO EXAMPLE - MASTER SOFTWARE
                                                                             PAGE 2
                         CBST
CBOP
                                                                            : STATUS BYTE
; OPCODE = 0 READ
; BUFFER ADDRESS
: CHARACTER COUNT
: CHARACTER TRANSFERED COUNT
: COMPLETION SERVICE ADDRESS
                                     EQU 00H
EQU 01H
  0000
                                     EQU
EQU
EQU
EQU
  0002
0004
0005
0006
                         CBUF
CBCC
CBCT
CBCMP
                        OPCODE EQUATES
OPEN EQU OOH ; READ OPCODE
OPWT EQU O1H ; WRITE OPCODE
  0000
                                     COMPLETION STATUS EQUATES
                         COMPLETION ST
STGD EQU OOH
STE1 EQU O1H
STE2 EQU O2H
  0000
0001
0002
                                                                           ; GOOD COMPLETION
; ERROR - COMMAND ALREADY IN PROGRESS
; ERROR - INVALID OPCODE
                         SET UP INTERRUPT VECTOR
  0038
0038 C34630
                                                                          ; JUMP TO INTERRUPT SERVICE ROUTINE
                          .....
                          PROGRAM ORIGIN
                        ORG 03000H
   3000
                                     INITIALIZATION ROUTINE
                         ; *****
INIT:
                                                 A,ICW ; GET MODE CONTROL WORD
CWR ; OUTPUT TO CONTROL WORD REGISTER
; RETURN TO CALLER
```



2-86








ISIS 8080 MACRO ASSEMBLER, V1.0 PAGE 8

OUTPUT DATA ROUTINE

FOUT:

309C DEE6
309C DE26
30A3 CIDG30
30A3 CIDG30
30A4 DER7
30A4 DER7
30A4 DER7
30A4 DER7
30A4 DER7
30A5 DER7
30A6 DER7
30A6




ISIS 8080 MACRO ASSEMBLER, V1.0 COMPUTE BUFFER ADDRESS ROUTINE PAGE 9


			COMPUTE	BUFFER	ADDRESS ROUTINE
		CBFA:			
	210500		LXI	H, CBCT	; GET INDEX TO CT
30BF	19		DAD	D .	; COMPUTE ADDRESS OF CT
3000			MOV	A,M	; GET CT
30C1			INR	M	; INC CT
30C2			DCX	H	; DEC TO CC
30C3	BE		CMP -	M	; SEE IF EQUAL
30C4	CAD530		JZ	PCOMP	; IF EQUAL - DONE GO TELL USER
30C7	210200		LXI	H, CBUF	; GET INDEX TO BUFFER ADDRESS
30CA	19		DAD	D	; COMPUTE ADDRESS OF BUFFER ADDRESS
30CB	D5		PUSH	D	: SAVE D AND E REGISTERS
30CC	5E		MOV	E,M	GET LSB OF BUFFER ADDRESS
30CD	23		INX	H	: INC TO NEXT BYTE
30CE	56		MOV	D.M	GET BUFFER MSB
30CF	AC		XRA	H	: CLEAR H REG
30D0	6F		MOV	L.A	GET CT
30D1	19		DAD	D	: COMPUTE CHARACTER ADDRESS
30D2	D1		POP	D	RESTORE CONTROL BLOCK ADDRESS
30D3	AF		XRA	A	: CLEAR CARRY
30D4	C9		RET		: RETURN TO CALLER

ISIS 8080 MACRO ASSEMBLER, V1.0 POST TO USER COMPLETION ROUTINE PAGE 10

```
.....
                                              POST GOOD COMPLETION TO USER
                             PCOMP:
                                                             A,STGD ; GET GOOD STATUS CODE
POST ; CALL USER ROUTINE
; SET CARRY
; RETURN TO CALLER
                              .....
                                             POST TO USER COMPLETION BOUTINE
                                                             INPUTS : STATUS CODE IN A REG
CONTROL BLOCK ADDRESS IN D AND E REG
OUTPUTS: PASSES CONTROL TO USER COMPLETION ADDRESS
SPECIFIED IN CONTROL BLOCK
                                *****
30DC EB
30DD 77
30DE EB
30DF 210600
30E2 19
30E3 4E
30E4 23
30E5 46
30E6 C5
30E7 C9
30E8 C9
                                             XCHG
MOV
XCHG
LXI
DAD
MOV
INX
MOV
PUSH
RET
RET
                                                             M,A ; UPDATE STATUS
                                                            H.GEORP : GET INDEX TO COMPLETION ADDRESS
D : COMPUTE ADDRESS
C,M : GET LSB OF COMPLETION ADDRESS
H : INC TO NEXT BYTE
B,M : GET NESS BYTE OF COMPLETION ADDRESS
FUSH ADDRESS INTO STACK
FASS CONTROL TO USER ROUTINE
RETURN TO CALLER
                                             DATA AND TABLES
                                                             IF DATA NON ZERO CONTROL BLOCK IN PROGRESS
                              *****
                             PRGRD: DW
PRGWT: DW
:****
                                                           O ; IN PROGRESS READ CONTROL BLOCK
O ; IN PROGRESS WRITE CONTROL BLOCK
                                             END OF MASTER SOFTWARE DRIVER
0000
```


APPENDIX A -8255A QUICK REFERENCE






MODE CONTROL WORD

MODE 1 STATUS WORD





BIT SET/RESET CONTROL WORD

MODE 2 STATUS WORD

→ OBFA

- ACKA

→ INTRA

- STBB


→ IBF_B


→ INTR_B


2 ▶ 1/0

PC₁

PC₀







Using The 8259 Programmable Interrupt Controller

by John Beaston

The state of the s	ASSERTED TO THE TELEVISION OF THE PARTY OF T	
INTRODUCTION		2-94
CONCEPTS		2-94
8080 INTERRUPTS	esinficisco el simplicio Rigidadi	2-95
8259 BLOCK DIAGRAM		
INPUT CIRCUIT. PRIORITY CELL. DATA BUS BUFFER. READ/WRITE CONTROL LOGIC. CASCADE BUFFER/COMPARATOR. PIN DEFINITIONS.	Oli Teat Anna Carris	2-99
PROGRAMMING THE 8259		2-101
INITIALIZATION COMMAND WORDS (ICSs). OPERATION COMMAND WORDS (OCWs). Fully Nested Mode Rotating Priority Commands Interrupt Masks (OCW1) Special Mask Mode (OCW3) Polled Mode (OCW3) Reading the 8259 Status (OCW3)		2-103 2-103 2-104 2-106 2-107 2-107
CASCADING THE 8259		
APPLICATION EXAMPLES		2-109
POWER FAIL/AUTO-START WITH BATTERY 78 LEVEL INTERRUPT SYSTEM		2-114
CONCLUSION		2-118

INTRODUCTION

The Intel® 8259 is a Programmable Interrupt Controller (PIC) designed for use in real-time, interruptdriven microcomputer systems. The 8259 manages eight levels of interrupts and has built-in features allowing expandability up to 64 levels with the addition of other 8259s. A selection of programmable priority modes is available to reconfigure how the 8259 processes interrupt requests. Individual interrupt inputs may also be masked under software control. These modes and masks may be dynamically changed by the software at any time during program execution. This means that the complete interrupt structure can be defined as required, based on the total system environment. The 8259 is part of the MCS-80/85 Microcomputer Family and as such, it interfaces to the 8080/ 8085 system with a minimum of external hardware.

This application note explains the 8259 as a component and shows its use in two typical applications. These applications are an interrupt controlled power-fail/auto-start scheme for a microcomputer system with battery back-up RAM, and a >64 level interrupt-driven system. The battery back-up system will be described in detail and the conceptual software for the >64 level interrupt-driven system will be presented.

The first section of this application note introduces the concept of interrupts and reviews how interrupts are handled by the Intel® 8080A Microprocessor. It is fairly tutorial in nature, and may be skipped by the more knowledgeable reader. The second section describes the 8259 from a functional standpoint with explanation of the block diagram. Each device pin is explained in detail. The third section defines the various operating modes along with the specific software required. Short initialization and setup routines are given to illustrate the programming concepts. The fourth, and final, section describes the applications mentioned earlier.

CONCEPTS

In microcomputer systems, there is usually a need for the processor to communicate with various Input/Output devices such as keyboards, displays, sensors, and other peripherals. From the system viewpoint, the processor should spend as little time as possible servicing the peripherals since the time required for these I/O chores directly affects the

amount of time available for other tasks. In other words, the system should be designed so that I/O servicing has little or no effect on the total system throughput. There are two basic methods of handling the I/O chores in a system: Status Polling and Interrupt Servicing.

The Status Poll method of I/O servicing essentially involves having the processor "ask" each peripheral if it needs servicing by testing the peripheral's status line. If the peripheral requires service, the processor branches to the appropriate service routine; if not, the processor continues with the main program. Clearly, there are several problems in implementing such an approach. First, how often a peripheral is polled is an important constraint. Some idea of the "frequency-of-service" required by each peripheral must be known and any software written for the system must accommodate this time dependence by "scheduling" when a device is polled. Second, there will obviously be times when a device is polled that is not ready for service, wasting the processor time that it took to do the poll. And other times, a ready device would have to wait until the processor "makes its rounds" before it could be serviced, slowing down the peripheral.

Other problems arise when certain peripherals are more important than others. The only way to implement the "priority" of devices is to poll the high priority devices more frequently than lower priority ones. It may even be necessary to poll the high priority devices while in a low priority device service routine. It is easy to see that the Polled approach can be inefficient both time-wise and software-wise. Overall, the Polled method of I/O servicing can have a detrimental effect on system throughput, thus limiting the tasks that could be performed by the processor.

A more desirable approach in most systems would allow the processor to be executing its main program and only stop to service the I/O when told to do so by the I/O itself. In effect, the device would asynchronously signal the processor when it required service. The processor would finish its current instruction and then jump to the service routine for the device requesting service. Once the service routine is complete, the processor would resume exactly where it left off in the main program.

This method of I/O servicing is called Interrupt. The status line of the peripheral is replaced by an

"interrupt request" line. Asserting this line signals the processor that service is needed. Using interrupts, no processor time is spent testing devices, scheduling is not needed, and priority schemes are readily implemented. It is easy to see that, using the Interrupt approach, system throughput would increase, allowing more tasks to be handled by the processor.

There are two basic methods of implementing the Interrupt approach: polled interrupts and vectored interrupts. Conceptually, in the polled interrupt method, the peripherals' "interrupt request" lines are combinatorially OR'd into one line that interrupts the processor if any peripheral required service. The processor then polls each peripheral to determine the requesting device. In this scheme, the priority of the device is determined by its position in the polling sequence. Once the requesting device is found, the processor branches to the corresponding service routine. In contrast, vectored interrupts are those in which the requesting device supplies information which allows the processor to directly call the appropriate service routine. This method usually requires more hardware than the polled method. However, it allows much faster response to an interrupt since the polling time is eliminated. In simple vectored interrupt systems, all devices have the same priority. This is sometimes a limitation since the speed of the vectored method may be needed, while the prioritization of the polled method is also required; a flexible interrupt structure would have both.

In order to implement a truly flexible priorityvectored interrupt structure, a Programmable Interrupt Controller (PIC), such as the 8259, may be used. The 8259 functions as the overall manager of the interrupt-driven system and can implement both the polled and vectored interrupt structures. In the vectored structure it accepts interrupt requests from the peripherals, determines which of the incoming requests is the highest priority, ascertains whether the highest priority incoming request has higher priority than the interrupt level currently being serviced (if any) and then issues an interrupt to the processor based on the determination. Since each peripheral usually has a unique service routine associated with it, the PIC, after interrupting the processor, provides a "vectored" CALL instruction to point the processor directly to the service routine required by the interrupting device. In the polled structure, the same request priority determination is made, however software

polls the 8259 rather than the peripherals. When polled, the 8259 returns a data word indicating the highest priority peripheral requesting service. The software then uses this data word to branch to the appropriate service routine.

A variety of priority modes is a desirable feature of a PIC. Many options are conceivable; however, let's describe a few which are available with the 8259 and will be mentioned later.

Fully Nested — Each input is assigned a priority. Interrupt Request input IR7 receives the lowest priority while IR0 receives the highest. A higher priority request will interrupt a lower priority service routine, but not vice versa. The lower priority service routine will be resumed upon completion of the higher priority routine. This is essentially a "general purpose" mode.

Rotating Priority — Like in the Fully Nested mode, each input is assigned a priority. However, when an interrupt occurs and the appropriate service routine is executed, the priorities are rotated so that the most recently serviced input has the lowest priority. Thus, if there are N inputs, a serviced peripheral will have to wait, in the worst case, until the other N-1 peripherals are serviced before receiving service again. This mode prevents "hogging" of the processor by a single peripheral and gives each input an equal chance at the processor.

Specific Priority — This mode is similiar to the Rotating mode. The only difference is that the software can select the bottom priority input without an interrupt having to have occurred. Thus, the priority assignments may be changed at any time depending on the needs of the main program or the service routine.

In the 8259, these modes are programmable; that is, they may be changed dynamically under software control. Additionally, each mode may be modified by the use of interrupt masks. These masks allow individual inputs to be masked off; i.e., not be able to cause an interrupt regardless of its priority. Each mask is under software control.

Before we discuss how the 8259 handles interrupts, let's digress slightly to review how the 8080 itself handles interrupt requests.

8080 INTERRUPTS

A peripheral device can initiate an interrupt to the 8080 by simply pulling the 8080's Interrupt pin

FILLIAND III HIS GOOD HISHIUCHUH SCL.

tore an interrupt request may be asserted at any time. The 8080 can, however, enable and disable interrupts under software control by use of the Enable Interrupt (EI) and Disable Interrupt (DI) instructions. These instructions either set (EI) or reset (DI) an internal interrupt enable flip-flop. The output of this flip-flop is made available on the INTE (Interrupt Enabled) pin. Interrupts are disabled (INTE low) upon resetting the 8080. At the end of each instruction cycle, the 8080

examines the state of the INT pin and the INTE flip-flop. If interrupts are enabled and an interrupt request is being made (both pins high), the 8080 enters an INTERRUPT machine cycle. During the INTERRUPT cycle, the 8080 resets the interrupt enable flip-flop (INTE goes low disabling response to further interrupts) and issues an Interrupt Acknowledge (INTA), by way of the System Controller 8228, to tell the interrupting device that it has the 8080's attention and may remove the INT assertion. In addition, the Program Counter (PC) is not incremented as it normally would be in normal machine cycles. This ensures that the 8080 can return to the pre-interrupt program location if the PC is saved. At this point, the 8080 expects the interrupting device to place an instruction on the data bus. The 8080 is, in effect, saying "Okay, now you have my attention. You are granted one wish. What will it be?" Any instruction may be used, but there are only two logical choices: a RESTART (RST) or a CALL. The reason one of these two should be used is that both put the program counter on the stack, allowing it to be restored after the interrupt service routine is complete.

When a CALL instruction is placed on the data bus in response to the Interrupt Acknowledge (INTA), the 8080 saves the program counter by pushing it onto the stack and then issues two additional INTAs by way of the 8228. In response, the interrupting device is expected to return two bytes which are the starting address of its service routine. The lower 8 bits of the address (LSB) are released at the first INTA and the higher 8-bits (MSB) are released at the second INTA. Execution then starts at this destination address. Using a CALL instruction in response to an interrupt is an extremely powerful tool in I/O servicing. However, a significant amount of hardware is usually required in order to ensure that the correct sequence of data is placed on the data bus. For systems not having a large number of peripherals, a special CALL inThe RESTART (RST) instructions are actually special one-byte calls which have the destination address embedded within the 8-bit opcode. Executing an RST causes execution to be transferred (vectored) to one of eight fixed memory locations, see Figure 1. Any of these addresses may be used to store the first instructions of an interrupt service routine. In simple systems, the desired RST instruction can be generated by a simple 8-bit buffer external to the interrupting device. Since the RST instructions are calls, the old program counter contents are placed on the stack.

RST	HEX OP CODE	DESTINATION ADDRESS				
RST 0	C7	00 H				
RST 1	CF	08 H				
RST 2	D7	10 H				
RST 3	DF	18 H				
RST 4	E7	20 H				
RST 5	EF	28 H				
RST 6	F7	30 H				
RST 7	FF TO	38 H				

Figure 1. RST Instruction Format

Return to the main program from an interrupt service routine is identical for both the CALL and the RST instructions. Assuming an equal number of pushes and pops from the stack during the service routine, the pre-interrupt program counter is on top of the stack at the end of the routine. Executing a RETURN (RET) instruction pops the top of the stack into the program counter, causing the main program to take up where it left off before receiving the interrupt. It is the service routine's responsibility to save and restore the processor registers and status as appropriate. Remember that interrupts are disabled after an Interrupt Acknowledge so an EI instruction must be executed in the service routine in order for the 8080 to respond to further interrupt requests.

8259-8080 OVERVIEW

Figure 2 shows the 8259-8080 system bus interface. It is recommended that an 8228 (or 8238)

System Controller and Bus Driver be used in conjunction with the 8080 when an 8259 is used to manage interrupts. This combination ensures that the 3 required $\overline{\text{INTA}}$ pulses occur in response to an interrupt. Using the 8212 I/O Port as an 8080 status latch does not provide the necessary $\overline{\text{INTA}}$ sequence.

The normal sequence of events that occur when an interrupt request is asserted is as follows:

- 1. One or more Interrupt Request lines (IR0—IR7) is raised high signaling the 8259 that peripheral service is being requested.
- 2. The 8259 accepts the requests, resolves the priorities, and sends an INT to the 8080.
- 3. The 8080 suspends the program flow at the end of the current instruction (INTE must be high), and issues an INTA by way of the 8228
- 4. Upon receiving the INTA, the 8259 places a CALL instruction onto the data bus.
- 5. This CALL causes the 8080 to issue two additional INTAs by way of the 8228.
- 6. These additional INTAs allow the 8259 to release the address for the service routine of the interrupting peripheral onto the bus.
- 7. This completes the 3-byte CALL. Execution is vectored to the peripheral's service routine.




Figure 2. 8259 Interface to 8080 Standard System Bus

8259 BLOCK DIAGRAM

A block diagram of the 8259 is shown in Figure 3. As can be seen from the figure, the 8259 consists of eight major blocks: the Interrupt Request Register (IRR), the In-Service Register (ISR), the Interrupt Mask Register (IMR), the Priority Resolver (PR), the Cascade Buffer/Comparator, the Data Bus Buffer, and logic blocks for Control and Read/Write. We'll go quickly over the individual blocks directly related to interrupt handling; the IRR, ISR, IMR, PR, and the Control logic. Then, by way of a conceptual diagram, we show how these various blocks interact. The remaining functional blocks are then discussed.




Figure 3. Block Diagram and Pin Configuration

Basically, interrupt requests are handled by three "cascaded" registers. The Interrupt Request Register (IRR) is used to store all the interrupt levels requesting service; the In-Service Register (ISR) stores all the levels which are being serviced; and the Interrupt Mask Register (IMR) stores the bits of the interrupt lines to be masked. The Priority Resolver (PR) looks at the IRR, ISR, and IMR and determines whether an INT should be issued by the Control logic to the 8080.

Figure 4 shows conceptually how the Interrupt Request (IR) input is handled and how the various registers interact. The figure represents one of eight "daisy-chained" priority cells; one for each IR input. The input circuitry is rather novel so it is discussed first.

INPUT CIRCUIT

There are two classical ways of sensing an active interrupt request: a level sensitive or an edge sensitive input. A level sensitive input requires the request input go to the active state and remain active until that interrupt is acknowledged. This

structure is quite common and allows WIRE-OR'ed interrupt requests (the actual interrupting device must be determined via software as mentioned before). But (watch out!) the request must be removed shortly after acknowledgement or another, unwanted, interrupt could be generated.

The edge sensitive input requires only an inactive to active transition of the request input. This transition is saved in a flip-flop, so the active level need be maintained only long enough to serve as a clock pulse to the flip-flop. The level may remain active an arbitrarily long time without danger of generating an unwanted interrupt. It must ultimately return inactive before another active transition can be sensed. This structure is handy for handling interrupts from transient events, however it prevents WIRE-OR'ing since this connection does not provide the transitions needed. Be careful of edge inputs; noise on the request line could generate an erroneous interrupt.

The 8259 uses an edge lockout input which shares some characteristics with each of the above two techniques. The edge lockout input requires that a request transition from the inactive to the active




Figure 4. Priority Cell

state (as in edge sensitive) and then remain active (as in level sensitive) until the request is acknowledged. The inactive-to-active transition locks out all further requests on that input until the request has been acknowledged and the input has returned to the inactive state. Thus, the user need not worry about quickly removing the request after acknowledgement, in fear of generating a second interrupt. Figure 5 illustrates the timing required for the edge lockout input.

PRIORITY CELL

Refer back to Figure 4 and follow an interrupt request thru the priority cell. First, notice that an inactive IR input sets the edge sense latch, arming that input. Then, an active IR input combinatorially propagates the request (assuming the input is not masked) to the Priority Resolver. The PR looks at the incoming requests and the currently inservice interrupts to ascertain whether an interrupt should be issued to the 8080. Assume for clarity that the request is the only one incoming and no requests are presently in service. The PR then causes the Control logic to pull the INT line to the 8080 high, interrupting the processor. When the 8080 is finished with the instruction being executed, it signals the 8228 to return an INTA. This INTA causes the 8259 to place a CALL instruction on the data bus and to freeze the IRR (note the INTA-Freeze Request timing diagram). Thus, the requesting IR input must remain active at least until after the first INTA. With the input frozen and latched, the priority is again resolved by the PR, this time to determine the appropriate destination address for the CALL. The CALL instruction causes the 8080 to generate two additional INTAs. During these INTAs the destination address of the interrupt service routine is placed on the data bus by the 8259. (Don't worry for now about where the address comes from.) Immediately after the INTA sequence, the PR then sets the corresponding bit in the ISR and simultaneously clears the edge sense latch, which clears the IRR bit. Notice the state of the edge sense latch (don't forget that the IR input may still be active). With the edge sense latch cleared, the still active IR input can not propagate thru the gate at the IRR input, thus further requests from this level are inhibited. The IR input must return to the inactive state, setting the edge sense latch and "opening" the IRR gate, before another request on the input can be recognized.

While off in the interrupt service routine, don't forget that the ISR bit is set. This prevents subsequent requests from this, and lower priority levels, from causing interrupts. It is the service routine's responsibility to clear the ISR bit with an End-of-Interrupt (EOI) command at the end of the service routine, telling the 8259 that it is complete. (How this is done is explained when 8259 programming is covered.)




Figure 5. Edge Lockout Timing

masked; i.e., the Interrupt Mask Register bit was set? Nothing. The active state of the IR input would propagate thru the IRR but the set IMR bit would stop it before entering the PR. Thus, no interrupt could be generated. The IMR only acts on the output of the IRR, however, and if the program being executed somehow resets the IMR bit, the PR would then see our active request and an interrupt would be generated if appropriate.

Now that the functional blocks directly related to interrupt request processing have been discussed, let us discuss the remaining blocks.

DATA BUS BUFFER

This 3-state, bidirectional, 8-bit buffer is used to interface the 8259 to the 8080 system data bus. Control words, status information, and the destination addresses are transferred through the Data Bus Buffer.

READ/WRITE CONTROL LOGIC

The function of this block is to control the programming of the 8259 by accepting OUTput commands from the 8080. The Initialization and Operation Command Word Registers which store the various control formats are located in this block. Status reads are also controlled by this block using 8080 INput commands.

CASCADE BUFFER/COMPARATOR

As alluded to earlier, multiple 8259s can be combined to expand the number of interrupt levels. A master-with-slaves relationship of cascaded 8259s is used for the expansion. The cascading of 8259s will be the subject of a complete section later in this note.

PIN DEFINITIONS

Name (pin)	I/O	Definition
V _{CC} (28)	I	+5 volt supply
GND (14)	I	Ground
CS (1)	I	Chip Select. A low on this pin enables communication between the CPU and the PIC.
WR (2)	I	A low on this input when $\overline{\text{CS}}$ is low enables the PIC to accept command words from the CPU.

	1	
RD (3)		A low on this input causes the PIC to output its status on the data bus when \overline{CS} is low.
DB7-DB0 (4-11)	I/O	The DB pins form a 3-state, bidirectional data bus which is connected to the CPU group (8080, 8224, 8228) data bus. Control and status information are transferred over this bus.
CAS ₀ -CAS ₂ (12,13,15)		control multiple 8259s. These pins are outputs for a master 8259 and are inputs for a slave
SP (16)		Slave Program. The state of this pin defines whether the 8259 is a master $(\overline{SP}=1)$ or a slave $(\overline{SP}=0)$. \overline{SP} controls the I/O direction of the CAS pins.
INT (17)	0	Interrupt. This pin goes high whenever a valid interrupt request is asserted. INT is connected to the interrupt pin of the CPU.
IR ₀ -IR ₇	I	Interrupt Request. Interrupt
(18–25)		requests are asserted by the peripherals. A request is made by pulling one of the IR pins high.
ĪNTĀ (26)	I	Interrupt Acknowledge. This pin is connected to the CPU group interrupt acknowledge output. Three low pulses on this pin causes the 8259 to place a CALL instruction and a destination address on the DB pins. (One byte for each INTA pulse.)
A ₀ (27)	I	This pin acts in conjunction with the CS, WR, and RD pins when Command Words are written and status is read from the 8259. It is typically connected to the CPU A_0 address line.

PROGRAMMING THE 8259

As the name implies, the 8259 is programmable; operation is controlled via software thru command words. There are two types of command words used for the 8259: Initialization Command Words (ICWs) and Operation Command Words (OCWs).

INITIALIZATION COMMAND WORDS (ICWs)

Before normal operation begins (i.e., after a system power-up), each 8259 in the system must be initialized by two or three ICWs. The ICWs tell each 8259:

- 1. If there are other 8259s in the system, and how they are connected.
- 2. The starting address of the service routines.
- 3. Whether the service routines are spaced 4 or 8 bytes apart.

Issuing an ICW1 starts the 8259 initialization sequence. Once started, the initialization sequence must be completed before the 8259 can process interrupt requests. This applies to each 8259 in a multiple 8259 system. During the initialization sequence, the following occur automatically:

- Each edge sense circuit is reset. Thus an IR input must make an inactive to active transition, after initialization, to generate an interrupt.
- The Interrupt Mask Register is reset (no IR inputs masked).
- 3. IR7 is assigned priority level 7.
- The Status Read and Special Mask mode flipflops (explained later) are reset.


Each IR input has an address in memory associated with it. It is this address that is placed on the bus by the 8259 in response to the INTA pulses after the CALL is placed on the data bus. The addresses for all eight IR inputs are formatted in equally spaced intervals of either 4 or 8 bytes. If the service routine for a device is short, it may be possible to fit the entire routine within an 8-byte interval. Usually, however, the service routines require more than 8 bytes and the 4-byte interval is used to store a Jump (JMP) instruction which directs the 8080 to the appropriate routine. The 8-byte interval maintains compatibility with current 8080 RESTART instructions software, while the 4-byte interval is best for a compact Jump table. For each 8259, the starting address for this 32 or 64-byte page is programmable during initialization and can be located anywhere in the memory map, starting on an even page boundary. To form the 16 bits needed for each address, address bits A_{15} – A_6 are user supplied in the ICWs and bits A_4 – A_0 are inserted by the 8259. A_5 's generation depends upon whether 4 or 8-byte intervals are programmed. For 4-byte intervals, you program A_5 in ICW1. The 8259 supplies A_5 for the 8-byte interval selection. Figure 6 shows how the address is developed for each IR input.

REQUEST		4-BYTE INTERVAL— A15—A5 SUPPLIED IN ICW1 AND ICW2					8-BYTE INTERVAL— A15—A6 SUPPLIED IN ICW1 AND ICW2					
	A4	А3	A2	Α1	A0	A5	A4	А3	A2	A1	A0	
IR0	0	0	0	0	0	0	0	0	0	0	0	
IR1	0	0	1	0	0	0	0	1	0	0	0	
IR2	0	_ 1	0	0	0	0	1	0	0	0	0	
IR3	0	-1-	1	0	0	0	1	1	0	0	0	
IR4	1 1	0	0	0	0	1	0	0	0	0	0	
IR5	- 1	0	- 1	0	0	1	0	1	0	0	0	
IR6	1	1	0	0	0	1	1	0	0	0	0	
IR7	1	1	1	0	0	1	1	1	0	0	0	

Figure 6. Address Development

The formats for ICW1 and ICW2 are shown in Figure 7. The 8259 interprets any command with A_0 =0, D_0 =0, and D_4 =1 as an ICW1. Note that address bit A_0 is used as an additional control input for all command words. Bits F and S are the only yet undefined bits. Bit F (Format) determines the CALL address interval. If F=1, then addresses are in 4-byte intervals; if F=0, then the interval is 8 bytes. Bit S (Single) indicates if there is more than one 8259 in the system. If S=1, there is only a single 8259; S=0 means multiple 8259s. ICW2 simply supplies the MSB of the address used as the start of the service routine page and is sent with A_0 =1.

If the system contains multiple 8259s (ICW1 bit S=0), an additional ICW is needed: ICW3. This word controls the master-slave relationship to ensure the correct 8259 places the service routine address on the bus. Multiple 8259 systems in general, and ICW3 in particular, are discussed in another section.



NOTE 1: SLAVE ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.

Figure 7. Initialization Command Word Format

Figure 8 shows the flow required for initialization. ICW1 is issued first, initiating the sequence. ICW2 must follow as the next command. With a single 8259, no ICW3 is required and the 8259 is ready to process interrupt requests immediately following ICW2. In order to ensure the integrity of any initialization or command sequence, interrupts must be disabled (by executing a DI instruction) over the initialization section of code. (Don't forget that interrupts are disabled automatically after the 8080 is reset.) Two typical initialization sequences are shown in Example 1.





Figure 8. Initialization Flow



Example 1. Initialization Sequences

Once initialized, the 8259 is controlled using Operation Command Words. These words control the changing of priority modes, interrupt masks, and perform the End-of-Interrupt housekeeping.

OPERATION COMMAND WORDS (OCWs)

After initialization, the 8259 is ready to accept interrupt requests on the IR inputs. However, during operation, the 8259 can be commanded to operate in a variety of priority modes through the Operation Command Words (OCWs). The various modes and their associated OCWs are described below.

Fully Nested Mode

The 8259 handles requests in the Fully Nested mode without any OCW being written. In this mode, the IR inputs are assigned priorities such that IR0 has the highest priority while IR7 has the lowest. When an interrupt is acknowledged, the highest priority request is determined and its address vector is placed on the data bus. In addition, the corresponding bit in the ISR is set. This bit remains set until an End-of-Interrupt command is received by the 8259 from the service routine. While the ISR bit is set, all further requests of the same and lower priority are inhibited from generating an interrupt to the 8080. Higher priority

requests can generate an interrupt. However, these interrupts are only acknowledged if the 8080 has enabled interrupts, by executing an EI instruction, since the preceding interrupt. Figure 9 illustrates this point.




Figure 9. Fully Nested Example

During the main program, IR3 makes a request. Since interrupts are enabled, the 8080 is vectored to the IR3 service routine. During the IR3 routine, IR1 asserts a request. Since IR1 has higher priority than IR3, an interrupt is generated. Because the 8080 disabled interrupts in response to the IR3 interrupt, the IR1 interrupt is not acknowledged until an EI instruction is executed. Thus the IR3 routine has a "protected" section of code over which no interrupts are allowed. The IR1 routine has no such "protected" section since an EI instruction is the first one in its service routine.

What is happening to the ISR register? While in the main program, no ISR bits are set since no interrupts are in-service. When the IR3 interrupt is acknowledged, the ISR3 bit is set. When the IR1 interrupt is acknowledged, both the ISR1 and the ISR3 bits are set, indicating that neither routine is complete. At this time, only IR0 could generate an

interrupt since it is the only higher priority input from those presently in-service.

To terminate the IR1 routine, the routine must inform the 8259 that it is complete by resetting its ISR bit. It does this by executing the EOI command. The format for this command is shown in Figure 10. Note that the format is independent of the interrupt level and is thus called a Non-Specific EOI. The command simply resets the highest priority ISR bit which is set. This is necessarily the correct bit since, in the Fully Nested mode, the highest ISR bit corresponds to the last level acknowledged; which must have been a higher priority than other in-service levels in order to generate the interrupt in the first place.



Figure 10. Non-specific EOI Command Format

Getting back to the example, the EOI command for the IR1 routine has been executed, resetting the ISR1 bit.

The RET instruction transfers execution back to the IR3 routine. IR0–IR2 could now interrupt the IR3 routine again, since only the IR3 bit in the ISR is set. No further interrupts occur in the example, so the Non-Specific EOI command in the routine resets the ISR3 bit this time and the RET instruction causes the main program to resume at the pre-interrupt location. One important thing to remember: the non-specific EOI command should only be used when in the Fully Nested mode. Other EOI-type commands are used when in other modes. Let us discuss those other modes now.

Rotating Priority Commands

The Rotating Priority Commands serve in applications where the interrupting devices are of equal priority such as communication channels. The concept underlying rotating priority is that once a peripheral is serviced, all other equal priority peripherals should be given a chance to be serviced before the original peripheral is serviced again. This can be accomplished by assigning a peripheral the lowest priority after being serviced. Thus, in the worst case, the device would have to wait until all other devices are serviced before being serviced

again. OCW2 contains three commands which support rotating priority: two involve End-of-Interrupt [Rotate-at-EOI (Auto) and Rotate-at-EOI (Specific)] and one (Set-Priority), is independent of EOI. OCW2 contains one additional command which is not directly related to rotating priority but is sometimes used in conjunction with it: Specific EOI.

Set-Priority Command

The Set-Priority Command in OCW2 allows the programmer to select the bottom priority device independently of an EOI; that is, without affecting the ISR. Figure 11 shows the format for the Set-Priority Command. L2, L1, and L0 code (in BCD) the IR input to be assigned the lowest priority. The priority of the remaining inputs are assigned accordingly. Example 2 illustrates the use of the Set-Priority Command.




Figure 11. Set-Priority Command Format

EXAMPLE: STARTING WITH ANY PRIORITY STRUCTURE, ASSIGN IR2 PRIORITY LEVEL 4

BOTTOM PRIORITY IR6 CORRESPONDS TO IR2 BEING LEVEL 4, THUS L2 = 1,
L1 = 1, AND L0-0 IN THE SET-PRIORITY COMMAND.

PRIORITY INF	PUT	INPUT
HIGHEST	5	7
DOTTING OF THE	6	0
pr. 1	7	1
DENNITORED -	0	2
	1	3
	2	4
	3	5
LOWEST	4	6

Example 2. Set-Priority Example

Rotate-at-EOI (Auto) Command

This command represents the "general purpose" implementation of Rotating Priority. When the Rotate-at-EOI (Auto) command is executed, the highest priority ISR bit is reset and priorities are rotated so that the request input of the ISR bit just reset is assigned the lowest priority. The format for the Rotate-at-EOI (Auto) command is shown in Figure 12. Since rotating priority implies that all peripherals are of equal importance, the service

routines are usually sacrosanct; that is, the EI instruction is placed at the end of the routine (after the EOI) to ensure that the routine will not be interrupted. Example 3 shows the effect of executing a Rotate-at-EOI (Auto) command.



Figure 12. Rotate-at-EOI (Auto) Command Format

EXAMPLE:	PRIORITY AT EOI.	-SERVI	CE.	WE W	ANT	ТО	ROT	ATE	IR4 TO	BOTTOM	
		IR7			IS	R			IR0		PRIORITY
BEFORE RO	FORE ROTATE-AT-EOI (AUTO)		0 0 0				1 0. 0 0			LOWEST	7
		IR7			IS	R			IR0	20.725	lasti da
AFTER ROT	ATE-AT-EOI (AUTO)	0	0	0	0	0	0	0	0	HIGHEST	5

Example 3. Rotate-at-EOI (Auto)

When using the commands that rotate priorities, it is possible that the 8259 will not be able to determine the last level acknowledged (especially if nesting is allowed). If Rotate-at-EOI (Auto) is the only command used to reset ISR bits, then there is no problem. When a number of different commands are used a problem could occur. To prevent the 8259 from becoming confused, two commands that reset specific ISR bits are provided: the Rotate-at-EOI (Specific) and the Specific EOI commands.

Rotate-at-EOI (Specific) Command

This command ensures that the correct ISR bit is reset at the end of a service routine because the bit to be reset is specified in the command itself. Additionally, the priorities are rotated so that the specified level is at the bottom. The format for the Rotate-at-EOI (Specific) command is shown in Figure 13. Example 4 illustrates this command.




Figure 13. Rotate-at-EOI(Specific) Command Format



Example 4. Rotate-at-EOI (Specific)

If the rotation of priorities is not desired, the Specific-EOI command is used.

Specific-EOI Command

The Specific-EOI command is identical to the Rotate-at-EOI (Specific) command except that priorities are not rotated after the ISR bit is reset. The Specific-EOI command format is shown in Figure 14.




Figure 14. Specific EOI Command Format

In summarizing the various commands which reset ISR bits, some words of caution are appropriate. If only the Fully Nested mode is used, the Non-Specific EOI can be used without problems. For any other mode, it is good practice to use the End-of-Interrupt commands which specify the ISR bit to be reset. No additional code is required and the reassurance of an unconfused 8259 during system debug is worth the effort. The OCW2 command words are summarized in Figure 15.

OCW2 COMMAND SUMMARY

COMMAND	DATA BUS FIELD								OPERATION			
	A0	D7	D6	D5	D4	D3	D2	D1	D0	is sill swod. Edmake between		
NON-SPECIFIC EOI	0	0	0	1	0	0	0	0	0	RESET HIGHEST ISR BIT		
SPECIFIC EOI	0	0	1	1	0	0	L2	L1	LO	RESET ISR SPECIFIED BY L2-L0		
ROTATE-AT-EOI (AUTO)	0	1	0	1	0	0	0	0	0	RESET HIGHEST ISR BIT AND ASSIGN LOWEST PRIORITY		
ROTATE-AT-EOI (SPECIFIC)	0	1	1	1	0	0	L2	L1	LO	RESET ISR SPECIFIED BY L2-L0 AND ASSIGN LOWEST PRIORITY		
SET-PRIORITY	0	1	1	0	0	0	L2	L1	LO	SET L2-L0 LOWEST PRIORITY		

Figure 15. OCW2 Command Summary

Interrupt Masks (OCW1)

OCW1 controls the Interrupt Mask Register (IMR). Through OCW1, individual bits in the IMR may be set or reset by the software at any time. As stated earlier, the IMR acts only on the output of the Interrupt Request Register (IRR). Even with an IR input masked, it is still possible to set the IRR bit. However, no interrupt can be generated from the request since the IMR blocks the Priority Resolver from seeing the set IRR bit. If the IMR bit is reset while the IRR bit is set, the Priority Resolver can then see the IRR bit and an interrupt could be generated. After initialization, any command with A_0 =1 is interpreted as an OCW1, see Figure 16.




Figure 16. Interrupt Mask Command Format

Special Mask Mode (OCW3)

The last Operation Command Word is OCW3. This word controls two additional modes plus the reading of the various registers. The first mode is the Special Mask Mode (SMM).

Let us say that you are in a service routine that contains a section of code where you want all interrupts enabled; that is, you want to allow your lower priority devices to generate interrupts. You could accomplish this by using an EOI command to reset the ISR bit corresponding to the routine we are in.

But resetting the ISR bit is irreversible and the lower priority devices remain enabled until another interrupt on your level occurred. The effect of the ISR bit can be temporarily suspended by first masking the input that is in-service and then setting the Special Mask Mode. Once SMM is set, it remains in affect until it is reset. The format to set and reset SMM is shown in Figure 17. The only requirements for SMM are that the level corresponding to the routine setting SMM must be masked through OCW1 and that interrupts are enabled. Example 5 shows how to enable interrupts over a particular section of code.




Figure 17. Special Mask Mode Command Formats



Example 5. Special Mask Mode

Note that SMM applies to all masked levels when set. If IR1 interrupts the IR4 routine in the above example while SMM is set, and then masks itself, IR2 and IR3 are enabled.

Polled Mode (OCW3)

The 8259 also supports the polled interrupt method of I/O servicing mentioned earlier. Rather than having the processor poll the peripherals in order to find the actual interrupting device, the processor polls the 8259. This allows the use of all of the aforementioned priority modes. Additionally, both the polled and vectored interrupt methods can be used within the same program.

Basically, the polling is implemented by allowing the programmer to initiate a software controlled interrupt acknowledge through the "P" bit in OCW3. This interrupt acknowledge behaves exactly as the first "normal" hardware acknowledge; that is, the ISR bit of the highest priority input is set. The 8259 then enables a special word onto the data bus. This word shows whether an interrupt has occurred and what the highest IRR bit is.

To initiate a poll, interrupts must first be disabled; either by executing a DI instruction or from having an interrupt occur. Then an OCW3 with P=1 is sent to the 8259 using an OUTput command (or a \overline{WR} pulse). The next \overline{RD} pulse (possibly from an INput command) is treated as an interrupt acknowledge, and the following word is placed on the data bus:

POLLED WORD

D7 D6 D5 D4 D3 D2 D1 D0

WHERE: I = 1 IF INTERRUPT OCCURRED

AND W2-W0 CODE IN BCD THE
HIGHEST PRIORITY IRE BIT SET

Service to the requesting device is achieved by the software decoding this word and branching to the appropriate service routine. Every time a poll is to be performed, the OCW3 must be written before the $\overline{\text{RD}}$ pulse. If a poll is performed without an interrupt having occurred, the returned word is I=0 and W0, W1, and W2=1. The format for OCW3 Poll Command is shown in Figure 18.

To illustrate the Polled mode, consider a system where the 8259 and the 8080 are on different cards, and the system bus does not contain a line for the INTA interrupt acknowledge, although interrupt request lines are provided. In this

instance, the Polled mode is the only way to take advantage of the 8259's prioritizing features. The INT pin of the 8259 is connected to the Interrupt Request line of the system bus while the 8259 INTA pin is simply held high. The 8080 card must contain logic to jam either a CALL or a RST instruction on the card's data bus in response to an interrupt on the system bus (either an 8259 on the processor card or an 8228 would accomplish this). The RST or the CALL vectors the 8080 to a polling routine. The polling routine simply writes an OCW3 with P=1 to the off-board 8259 port followed by an input at the same port. The 8259 then releases the above word onto the system data bus. The polling routine then decodes the returned word and vectors the 8080 to the appropriate service routine.



Figure 18. Polled Mode Command Format

This method can be extended to multiple off-board 8259s. Each 8259 is polled and the returned word indicates whether the selected 8259 is the one which generated the interrupt. Do not forget that even though the CALL features of the off-board 8259 are not being used, each 8259 must receive an initialization sequence. In this case, the starting address specified in the ICWs could be a "fake".

Reading the 8259 Status (OCW3)

The contents of the IRR, the ISR, and the IMR can be read to update the user information on the system. The registers are read by issuing the appropriate OCW3 and then reading with an INput instruction or $\overline{\text{RD}}$ pulse. The OCW3 words for reading the IRR and the ISR are shown in Figure 19.




Figure 19. Read Status Command Formats

There is no need to write an OCW3 before every status read as long as the status read corresponds with the previous one; i.e., the 8259 "remembers" whether the ISR or the IRR has been previously selected by the OCW3.

For reading the IMR, an OUTput instruction (or \overline{WR} pulse) is not necessary to precede the INput instruction (or \overline{RD} pulse). The 8259 data lines contain the IMR whenever \overline{RD} is active and A_0 =1. Thus an INput instruction to the 8259 A_0 =1 port reads the IMR at any time.

A summary of OCW3 command words is shown in Figure 20.

			OCW:	COI	MMA	ND S	UMN	IAR	1	
COMMAND A0				DAT	ГА В	US F	OPERATION			
	D7	D6	D5	D4	D3	D2	D1	D0		
POLL MODE	0	-	0	0	0	1	1	0	0	POLL ON NEXT RD
READ ISR	0	-	0	0	0	1	0	1	1	READ ISR ON NEXT RE
READ IRR	0	_	0	0	0	1	0	1	0	READ IRR ON NEXT RD
SET SMM	0	-	1	1	0	1	0	0	0	SET SMM
RESET SMM	0	_	1	0	0	1	0	0	0	RESET SMM

Figure 20. OCW3 Command Summary

CASCADING THE 8259

As mentioned earlier, more than one 8259 can be used to expand the priority interrupt scheme to up to 64 levels without additional hardware. In such cases, one 8259 acts as a master, and the others serve as slaves. Figure 21 shows a system contain-

ing a master and two slaves providing a total of 22 levels of interrupt.

Hardware-wise, the master is designated by a "high" on the \overline{SP} pin, while the \overline{SP} pins of the slaves are grounded. Additionally, the INT output pins of the slaves are connected to the IR input pins of the master. The CAS0–2 pins for all 8259s are paralleled. These pins act as outputs when the 8259 is a master and act as inputs for the slaves. The CAS0–2 pins serve as a private 8259 bus to control which slave has control of the system data bus when the destination address is issued to the 8080.

The sequence of events for a valid interrupt request on a slave is covered here. The slave IR input makes an inactive-to-active transition. Assuming this request is higher priority than other requests and in-service levels on the slave, the slave's INT pin is pulled high, signaling the master of the request. Assuming that this request to the master is higher priority than other master requests (possibly from other slaves) and master in-service levels, the master's INT pin is pulled high, interrupting the 8080. When this interrupt is acknowledged by the 8080, the master places the CALL instruction on the data bus. The master knows that the original request was on a slave (from ICW3 that will be covered shortly) and then puts the interrupted slave's ID on the CAS lines. This causes the slave to




Figure 21. Cascaded System Diagram

place on the bus its preprogrammed address for the requesting input during the second and third INTAs. The appropriate ISR bits for both the master and slave are set. This completes the interrupt request.

Several things should become evident from the above sequence. First, because there are two ISR bits that are set by an acknowledged slave interrupt, two EOI commands must be issued; one for the master and one for the slave. And second, each 8259 must have a separate initialization sequence. This gives each IR input a unique address plus defines how the master and slaves are interconnected. This interconnection is specified in ICW3. The master ICW3 tells the master which of its IR inputs are connected to slaves. The slave ICW3 tells the slave which IR master input it is connected to. This IR input is the slave's ID. The format for ICW3 is shown in Figure 7. Also note that each slave could receive commands to operate in different modes; i.e., one slave could be in Rotating Priority while the other is in Fully Nested mode.

An initialization sequence is illustrated in Example 6. The master's jump table starts at 00H, slave A's at 20H, and slave B's at 40H; all with 4-byte intervals. The master ICW3 shows that there are slaves on IR inputs 3 and 6. Slave A ICW3 shows its ID as 3, indicating that it is the slave connected to the master IR3. Slave B's ID is 6 and it is connected to the master IR6. The priority levels are now arranged as shown.

		DATA BUS FIELD									
200 1077		A0	D7	D6	D5	D4	D3	D2	D1	D0	HE)
MASTER	ICW1	0	0	0	0	1	0	1	0	0	14
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICW3	1	0	1	0	0	1	0	0	0	48
SLAVE A	ICW1	0	0	0	1	1	0	1	0	0	32
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICW3	1	0	0	0	0	0	0	1	1	03
SLAVE B	ICW1	0	0	1	0	1	0	1	0	0	54
	ICW2	1	0	0	0	0	0	0	0	0	00
	ICM3	1	0	0	0	0	0	1	1	0	06
	PRIORI	TY ST	RUC	TUR	E						
LOWEST						HIC	SHES	T			
M7 SB7-S	B0 M5	M4	SA7	-SA0	M2	M S	1 N	10			

Some special housekeeping software in the slave interrupt service routines is required in order to preserve a truly Fully Nested structure. Why? Notice that if level SA5 (IR5 on slave A) is inservice (both the Slave A ISR5 bit and the master ISR3 bit are set) and level SA2 is asserted, then the priority structure of the slave will assert an interrupt to the master. But the master's ISR bit for that level is already set from the SA5 request. This will prohibit the request from being acknowledged until the master receives an EOI, thus losing the true Fully Nested structure since a request on SA2 should interrupt a SA5 service routine.

To solve this dilemma, the first task upon entering a service routine of a device connected to a slave is to mask off the lower priority master IR inputs. (in this case, M7, M6, M5, and M4). Then issue an EOI to the master for the input the slave is connected to (Specific EOI M3). This enables the master to accept higher priority interrupts from the slave. The masking process allows any interrupt request from a higher priority (higher than SA5) to be acknowledged and any lower priority request (M7 thru SA6) to be ignored. If the lower priority master inputs were not masked, the master would acknowledge a request on, for instance M7, since the M3 ISR bit is reset by the master EOI.

Software must also maintain the information that level SA5 is the lowest priority slave in-service. This is because the masks on the lower priority master inputs must be removed upon completing a service routine, but only by the lowest in-service slave level. If SA2 is the only in-service level then it resets the masks. However, in the main example, the SA2 routine returns to the SA5 routine. In this case, SA2 should not reset the masks, but allow SA5 to reset them just before returning. This can be accomplished by reading and saving the master IMR upon entering a slave input service routine and then restoring it upon leaving. Figure 22 is an example of how the SA5 service routine should look. This form should be followed for all service routines of devices connected to slave IR inputs.

APPLICATION EXAMPLES

POWER FAIL/AUTO-START WITH BATTERY BACKED-UP RAM

The first application illustrates the 8259 used in the Fully Nested mode in supporting a battery back-up scheme for the RAM (Random Access Memory) in a microcomputer system. Such a scheme is important in numerical and process control applications. The entire microcomputer system could be supported by a battery back-up scheme, however, due to the large amount of current usually required and the fact that most machinery is

to be saved. In the event of a loss of power, if these items are not already stored in RAM, they can be transferred there and saved using a simple battery back-up system.



Figure 22. Sample Slave Service Routine

The vehicle used in this application is the Intel® SBC 80/20 Single Board Computer. The SBC 80/20 contains an 8259 on-board along with control lines helpful in implementing the power-down and automatic restart sequence used in a battery back-up system. The SBC 80/20 also contains user-selectable jumpers which allow the on-board RAM to be powered by a supply separate from the supply used for the non-RAM components. Also, the output of an undedicated latch is available to be connected to the IR inputs of the 8259 (the latch is cleared via an output port). In addition, an undedicated, buffered, input line is provided, along with an input to the RAM decoder that will protect memory when asserted.

The additional circuitry to be described was constructed on an SBC 905 prototyping board. An SBC 635 Power Supply was used to power the non-RAM section of the 80/20 while an external DC

supplying power to the KAM. The SBC 635 was used since it provides an open collector ACLO output which indicates that the AC input line voltage is below 103/206 VAC (RMS).

The following is an example of a power-down and restart sequence that introduces the various power fail signals.

- 1. An AC power failure occurs and the ACLO goes high (ACLO is pulled up by the battery supply). This indicates that DC power will be reliable for at most 7.5 ms. The power fail circuitry generates a Power Fail Interrupt (PFI) signal. This signal sets the PFI latch, which is connected to the IRO input of the 8259, and sets the Power Fail Sense (PFS) latch. The state of this latch will indicate to the processor, upon reset, whether it is coming up from a power failure (warm start) or if it is coming up initially (cool start).
- 2. The processor is interrupted by the 8259 when the PFI latch is set. This pushes the pre-power-down program counter onto the stack and calls the service routine for the IRO input. The IRO service routine, saves the processor status and any other needed variables. The routine should end with a HALT instruction to minimize bus transitions.
- 3. After a predetermined length of time (5 ms in this example) the power fail circuitry generates a Memory Protect (MPRO) signal. All processing for the power failure (including the interrupt response delays) must be completed within this 5 ms window. The MPRO signal ensures that spurious transitions on the system control bus caused by power going down do not alter the contents of the the RAM.
- 4. DC power goes down.
- AC power returns. The power-on reset circuitry on the 80/20 generates a system RE-SET.
- 6. The processor reads the state of the PFS line to determine the appropriate start-up sequence. The PFS latch is cleared, the MPRO signal is removed, and the PFI latch driving IRO is cleared by the Power Fail Sense Reset (PFSR) signal. The system then continues from the pre-power-down location for a warm start by restoring the processor status and

popping the pre-power-down program counter soul off the stack.

Figure 23 illustrates this timing.

Figure 24 shows the block diagram for the system. Notice that the RAM, the RAM decoder, and the power-down circuitry are powered by the battery supply.

The schematic of the power-down circuitry and the SBC 80/20 interface is shown in Figure 25. The design is very straightforward and uses CMOS logic to minimize the battery current requirements. The

Cold Start switch is necessary to ensure that during a cold start, the PFS line is indicating "cold start" sense (PFS high). Thus, for a cold start, the Cold Start switch is depressed during power on. After that, no further action is needed. Notice that the PFI signal sets the on-board PFI latch. The output of this latch drives the 8259 IRO input. This latch is cleared during the restart routine by executing an OUTput D4 H instruction. The state of the PFS line may be read on the least significant data bus line (DB0) by executing an INput D4 H instruction. An 8255 Port (8255 #1, Port C, bit 0) is used to control the PFSR line.




Figure 23. Power Down - Restart Timing




Figure 24. SBC 80/20 with Power Down




Figure 25. Power Down - SBC 80/20 Interface

The Fully Nested mode for the 8259 is used to ensure that IRO always has the highest priority. The remaining IR inputs can be used for any other purpose in the system. The only constraint is that the service routines must enable interrupts as early as possible. Obviously, this is to ensure that the power-down interrupt does not have to wait for service. If a rotating priority scheme is desired, another 8259 could be added as a slave and be pro-

grammed to operate in a rotating mode. The master would remain in the Fully Nested mode so that the IRO still remains the highest priority input.

The software to support the power-down circuitry is shown in Figure 26. The flow for each label will be discussed.



Figure 26. Power-down Software

After any system reset, the processor starts execution at location 0000H (START). The PFS status is read and execution is transferred to CSTART if PFS indicates a cold start (i.e., someone is depressing the Cold Start switch) or WSTART if a warm start is indicated (PFS low). CSTART is the start of the user's program. The Stack Pointer (SP) and device initialization was included just to remind the reader that these must occur. The first EI instruction must appear after the 8259 has received its initialization sequence. The 8259 (and other devices) are initialized in the INIT subroutine. Four-byte intervals are selected for the 8259 since a jump table is being used (F=1) and S=1 since there is only one 8259 in the system. After initialization, the user's program is executed.

When a power failure occurs, execution is vectored by the 8259 to REGSAV by way of the jump table at JSTART. The pre-power-down program counter is placed on the stack. REGSAV saves the processor registers and flags in the usual manner by pushing them onto the stack. Other items, such as output port status, programmable peripheral states, etc., are pushed onto the stack at this time. The Stack Pointer (SP) could be pushed onto the stack by way of the register pair HL but the top of the stack can exist anywhere in memory and there is no way then of knowing where that is when in the power-up routine. Thus, the SP is saved at a dedicated location in RAM. It is not really necessary to include an EOI command in REGSAV since power will be removed from the 8259, but one is included for completeness. The final instruction before actually losing power is a HALT. This minimizes somewhat spurious transitions on the various busses and lets the processor die gracefully.

On reset, when a warm start is detected, execution is transferred to WSTART. WSTART activates PFSR by way of the 8255 (all outputs go low when the 8255 is initialized). In the power-down circuitry, PFSR clears the PFS latch and removes the MPRO signal which then allows access to the RAM. WSTART also clears the PFI latch which arms the 8259 IRO input. Then the 8259 is reinitialized along with any other devices. The SP is retrieved from RAM and the processor registers and flags are restored by popping them off the stack. Interrupts are then enabled. Now the prepower-down program counter is on top of the stack, so executing a RETurn instruction transfers the processor to exactly where it left off before the power failure.

Aside from illustrating the usefulness of the 8259 (and the SBC 80/20) in implementing a power failure protected microcomputer system, the above application should also point out a way of preserving the processor status when using interrupts.

78 LEVEL INTERRUPT SYSTEM

The second application illustrates the use of both the Fully Nested and Polled modes in implementing an interrupt structure with greater than 64 levels. The 8259 supports up to 64 levels with direct vectoring to the service routine. Extending the structure to greater than 64 levels requires the use of polling. A 78 level structure is used as an illustration, however the principles apply to systems with up to 512 levels.

To implement the 78 level structure, 3 tiers of 8259s are used. Nine 8259s are cascaded in the master-slave scheme giving 64 levels at tier 2. Two additional 8259s are connected, by way of the INT outputs, to two of the 64 inputs. The 16 inputs at tier 3, combined with the 62 remaining tier 2 inputs, give 78 total levels. The Fully Nested structure is preserved over all levels although direct vectoring is supplied for only the tier 2 inputs. Software is required to vector any tier 3 requests. Figure 27 shows the tiered structure used in this example. Notice that the tier 3 8259s are connected to the bottom level slave (SA7). This simplifies the housekeeping required in the service routines since the IMR of the master does not have to be changed as discussed in the cascading section. The master-slaves are interconnected as shown before, while the tier 3 8259s are connected as "masters"; that is, the SP pins are pulled high and the CAS pins are left unconnected. Since these 8259s are only going to be used in the polled mode, no INTA is required, therefore the INTA pins are pulled high.

The concept used to implement the 78 levels is to directly vector to all tier 2 input service routines. If a tier 2 input contains a tier 3 8259, the service routine for that input will poll the tier 3 8259 and branch to the tier 3 input service routine based on the word returned during the poll. Figure 28 shows how the jump table is organized assuming a starting location of 1000H and contiguous tables for all the tier 2 8259s. Note that "SA35" denotes the IR5 input of the slave connected to the master IR3 input. Also note that for the normal tier 2 inputs, the jump table vectors the processor directly to the service routine for that input, while for the

tier 2 inputs with 8259s, the processor is vectored to a service routine (i.e., SBO) which will poll to determine the actual tier 3 input requesting service. The polling routine utilizes the jump table starting at 1200H to vector the processor to the correct tier 3 service routine.




Figure 27. 78 Level Diagram

LOCATION	8259	CODE			COMMENTS	
1000 H	SA0	JMP	SA00	; SA00	SERVICE ROUTINE	
:						
101C H		JMP	SA07	; SA07	SERVICE ROUTINE	
1020 H	SA1	JMP	SA10	; SA10	SERVICE ROUTINE	
103C H		JMP	SA17	; SA17	SERVICE ROUTINE	
				; SA20	-SA67 SERVICE ROUTINES	
105011	0.47	1340	0470	0.4.77	250,425 00,500	
10E0 H	SA7	JMP	SA70	; SA/L	SERVICE ROUTINE	
10F8 H		JMP	SB0	; SB0	POLL ROUTINE	
10FC H		JMP	SB1	; SB1	POLL ROUTINE	
1200 H	SB0	JMP	SB00	; SB00	SERVICE ROUTINE	
121C H		JMP	SB07	; SB07	SERVICE ROUTINE	
1220 H	SB1	JMP	SB10	; SB10	SERVICE ROUTINE	
123C H		JMP	SB17	; SB17	SERVICE ROUTINE	

Figure 28. Jump Table Organization

Each 8259 must receive an initialization sequence regardless of the mode. Since the tier 1 and 2 8259s are in cascade, they require all three ICWs. The tier 3 8259s require only ICW1 and ICW2 since only polling will be used on them and they

are connected as masters. The initialization sequence for each tier is shown in Figure 29. Notice that the master is initialized with a "dummy" jump table starting at 00H since all vectoring is done by the slaves. The tier 3 devices also receive "dummy" tables since only polling is used on tier 3.



Figure 29. Initialization Sequence

As shown in the cascading section, some housekeeping is required by the service routines to preserve the Fully Nested structure. For the tier 2 inputs which do not have tier 3 8259s, the housekeeping is similar to that shown in Figure 22. Figure 30 shows this format generalized for any tier 2 service routine without a tier 3 8259. The housekeeping for the tier 2 service routines with tier 3 8259s is only slightly more complex. The additional complexity is due to the masking required on the slave itself since the tier 2-tier 3 situation is analogous to the master-slave situation described in the cascading section. In this case, if for example, SB05 is in-service, the M7 and SA76 ISR bits must be reset and SA77 masked off to enable a higher priority input (SB04-SB00) to generate an interrupt. Figure 31 shows the form for the SA76 service routine (labeled SB0 in the jump table) which




Figure 30. Generalizaed Slave Service Routine




Figure 31. SB0 Housekeeping

The SB1 service routine can be simplified somewhat since it is the bottom priority and no masks need to be changed. Figure 32 shows the SB1 routine. Like the SB0 routine, a PCHL instruction is used to transfer execution, therefore a separate return routine is provided for all SB1 inputs.

The above format can be followed for any number of inputs up to the limit of 512 although once tier 3 8259s are connected to tier 2 8259s above the

master 7 input, it becomes necessary to include a section of code in the service routine to mask off and restore the master lower priority inputs.

This application has expanded the presentation of the cascading of 8259s and explained how to easily increase the number of interrupt levels by simply increasing the number of 8259s without adding additional hardware.




Figure 32. SB1 Housekeeping

CONCLUSION

This application note has explained the 8259 in detail and gives two applications illustrating the use of some of the numerous programmable features available. It should be evident from these discussions that the 8259 is an extremely flexible and easily programmed member of the Intel® MCS 80/85 Family.

8259 DESIGN HINTS

In Polled Mode, the CPU must write an OCW3 with the P bit set to inform the 8259 that it is being polled. The next RD actually performs the poll. It is truly the *next* RD; a RD to even another de-

vice will "poll" the 8259. Thus, the polled write and poll read must be adjacent in software for the poll to operate correctly.

When using cascaded 8259s, the master IR0 input should not be used as a slave input unless *all* other master inputs (IR1–IR7) contain slaves. This restriction arises due to the CAS lines defaulting to 000 when valid requests are made on non-slave on IR0 and cause it to drive the data bus with a CALL address in conflict with the master's CALL address. Of course, no conflict occurs if every master input contains a slave since each slave then has a unique CAS address.

CRT Terminal Design Using The Intel® 8275 and 8279

by John Murray and George Alexy

	INTRODUCTION	
2.	CRT SYSTEM DESIGN CONCEPTS2-	120
	2.1 CRT OPERATION2-	120
	2.2 MONITOR OPERATION2-	120
	2.3 CRT TERMINAL DESCRIPTION2-	
	2.4 CRT TERMINAL IMPLEMENTATION	122
3.	COMPONENT DESCRIPTION2-	
	3.1 8275	
	3.2 8279	128
4.	CRT SYSTEM DESIGN EXAMPLE2-	129
	4.1 SCOPE OF THE PROJECT	129
	4.2 SYSTEM SPECIFICATIONS2-	
	4.3 SYSTEM HARDWARE DESIGN	130
	4.3.1 General Considerations	
	4.3.2 Operation	
	4.3.4 Dot Timing Logic	
	4.3.5 Keyboard Interface Design2-	
	4.3.6 System Memory Design2-	
	4.4 SYSTEM SOFTWARE DESIGN	
	4.4.1 General Considerations	
	4.4.3 Operation 14.4.3 T	
	4.4.4 System Subroutines	141
AF	PPENDIX 4.1 — CRT TERMINAL SCHEMATICS	
	Serial Communications Section	150
	CPU Section	151
	Memory Section2-	
	Peripherals Section	155
	Dot Timing Logic System2-	157
AF	PPENDIX 5.2 — ESCAPE/CONTROL/DISPLAY CHARACTER SUMMARY2-	159
AF	PPENDIX 5.3 — SUBROUTINE INTER-RELATIONSHIPS	160
AF	PPENDIX 5.4 — SOFTWARE TIMING	161
AF	PPENDIX 5.5 — VISUAL ATTRIBUTE IMPLEMENTATION CONSIDERATIONS2-	161
AF	PPENDIX 5.6 — SOFTWARE LISTINGS	164

the reader with the conceptual and factual tools needed to apply the 8275 Programmable CRT Controller and 8279 Programmable Keyboard/Display Interface in CRT system design. The 8275 Controller is designed to interface CRT raster scan displays with Intel® Microcomputer Products. Its primary functions include refreshing the CRT display by buffering information from display memory and generating horizontal and vertical timing signals used for CRT synchronization. The programmable features of the 8275 allow it to be interfaced to almost any raster scan display with a minimum of external hardware. In addition, visual attribute features allow the implementation of specialized graphic display functions and display enhancement operations. The 8279 Keyboard Interface provides key scanning, debounce, and buffering features required for interfacing CRT terminal keyboards to the system processor. Two key or N-key rollover is provided. The use of these devices in a microcomputer based CRT terminal yields substantial savings in component count, printed circuit board area, and power consumption.

The application note is divided into five sections:

- 1. Introduction
- 2. CRT System Design Concepts
- 3. Component Description
- 4. CRT System Design Example
- 5. Appendix

Readers desiring an overview of CRT system design should consider reading the first three sections of the application note. Individuals requiring an indepth knowledge of CRT system design should read the first three sections, then proceed to the design example. The design example consists of a description of the design of a complete CRT terminal. Both hardware and software aspects of the design are included. It will be assumed in Section 4 that the reader is familiar with the 8275, 8279, and 8257 data sheets, and the operation of the 8080A microprocessor.

2. CRT SYSTEM DESIGN CONCEPTS

2.1 CRT OPERATION


In order to fully understand the CRT terminal design process, it is necessary to consider the fundamentals of CRT operation. A typical CRT Monitor is shown in Figure 2-1. The CRT consists of an

trontal region (screen). A filament contained in the narrow cylindrical region (neck) of the CRT heats the cathode, causing the cathode to give off electrons by thermionic emission. Heating is accomplished by applying a low voltage source across the filament leads. A high voltage source applied between the cathode and the screen electrode (anode) accelerates the electrons toward the screen. The electron beam, upon striking the phosphorescent inner surface of the screen, produces light. To control the point at which the beam strikes the screen, two primary deflection techniques are utilized. The first technique, electromagnetic deflection, involves applying a current through a deflection coil placed around the neck of the CRT. The resulting magnetic field forces the electron beam to be deflected in proportion to the magnitude of the applied current. Electrostatic deflection involves placing deflection electrodes in the neck of the CRT perpendicular to the electron beam. An applied voltage changes the position of the beam accordingly.

2.2 MONITOR OPERATION

A CRT monitor consists of a CRT and the electronics required for positioning the beam in the desired manner. A block diagram of the control electronics contained within a typical CRT monitor is provided in Figure 2-2.

The horizontal oscillator is designed to move the electron beam horizontally across the CRT screen and then return the beam rapidly to its original position. As the beam is moved horizontally, the vertical oscillator causes the beam to be deflected vertically. The net result of these operations is to move the beam in a manner shown in Figure 2-3. If the intensity of the electron beam is modulated in a controlled manner as the beam sweeps across the screen, it is possible to display pictorial information on the CRT screen surface. It will be assumed that the monitor in question will be used for displaying alphanumeric characters or graphic symbols. In this case, the electron beam will be turned on to display a light region on the screen and turned off to display a dark region. Display information appearing at the video input to the CRT is applied through the video amplifier to a control grid located in the neck of the CRT. The magnitude of the video signal determines whether the electron beam will be on or off.



START SWEEP FINISH SWEEP

Figure 2-3. CRT Monitor Raster

2.3 CRT TERMINAL DESCRIPTION

A CRT terminal consists basically of a CRT monitor, monitor control electronics, memory for storing display information, logic to control information transfer to and from external devices and between internal devices, and a keyboard. The fundamental operations performed by a CRT terminal consist of the display of information contained in internal memory on the CRT screen, communication with manual data entry devices such as keyboards or light pens, and communication with external intelligent devices such as computers or data communication terminals. Typical CRT terminal communication functions are illustrated in Figure 2-4.




Figure 2-2. CRT Monitor Electronics (1966) Appendix (1975) Figure 2-4. CRT Terminal Communications

2.4 CRT TERMINAL IMPLEMENTATION

A typical microprocessor-based CRT terminal is presented in block diagram form in Figure 2-5. The terminal consists of the CRT monitor, monitor electronics, memory for storing the information to be displayed, a serial communication device, keyboard, keyboard interface device, CRT controller, central processor and associated program memory, and a DMA device. The primary function of the CRT controller is to refresh the display. It does this by controlling the periodic transfer of information from display memory to the CRT screen. The central processor unit (CPU) coordinates the transfer of information to and from the terminal peripheral devices and external devices. When information from an external device is received by the terminal, the central processor performs character recognition and handling functions, display memory management functions, and cursor control functions. The CPU also interrogates the keyboard interface device. If a key depression is detected by the keyboard interface device, the CPU responds by transmitting the ASCII character representing the key to the terminal serial output line via the serial communication device. A direct memory access (DMA) device is required in the system to effect the necessary memory to screen data transfer rate.

The CRT terminal control functions under consideration may be implemented with LSI devices at a considerable cost savings over earlier terminal designs using MSI and SSI components. This cost savings is complemented by an increase in the number of features which can be incorporated in terminal designs. The additional features stem from the programmable nature of the devices. In addition, utilizing a microprocessor as the terminal controller allows considerable intelligence to be built into the terminal for decision making, computational, and control functions. The design example presented in Section 4 of the application note illustrates the use of the 8275 Programmable CRT Controller and 8279 Keyboard Controller in a typical terminal design. In the following section, the 8275 and 8279 are considered in depth.




Figure 2-5. CRT Terminal Block Diagram (28) 102000 180 A.S. stupin

3. COMPONENT DESCRIPTION

3.1 8275

The block diagram and pin configuration for the 8275 Programmable CRT Controller are presented in Figure 3-1. The 8275 provides the following general capabilities:

1. CRT Display Refreshing - The 8275, having been programmed to a specific screen format, generates a series of DMA request signals, resulting in the transfer of a row of characters from display memory, via the 8257 DMA Controller, to the 8275's row buffers. The 8275 presents the character codes to an external character generator ROM. The 8275 character code outputs CC0-CC6 are used for this purpose. External dot timing logic is then utilized to transfer the parallel output data from the character generator ROM, serially, to the video input of the CRT. The character rows are displayed on the CRT one line at a time. Line count outputs LC0-LC3 are applied to the character generator ROM to perform the line selection function. The display process is graphically illustrated in Figure 3-2. The entire process is repeated for each display row. At the beginning of the last display row, the 8275 issues an interrupt via the INT output line. The 8275 interrupt output will normally be connected to the interrupt input of the system central processor. The interrupt causes the CPU to execute an interrupt service subroutine. The service subroutine typically re-initializes DMA controller parameters for the next display refresh cycle, polls the system keyboard controller, and/or executes other appropriate functions. A block diagram of a CRT system implemented with the 8275 CRT Controller is provided in Figure 3-3. Proper CRT refreshing requires that certain 8275 parameters be programmed prior to the beginning of display operation. The 8275 has two types of programming registers, the Command Registers (CREG) and the Parameter Registers (PREG). It also has a Status Register (SREG). The Command Registers may only be written to and the Status Registers may only be read. The 8275 expects to receive a command followed by a sequence of from 0 to 4 parameters, depending on the command. The 8275 instruction set consists of 8 commands:

	PARAMETER			
COMMAND	BYTES	NOTES		
RESET		Display format pa- rameters required		
START		DMA operation pa- rameters included in command		
STOP DISPLAY	0	a 10 - Jul <u>es I</u> Applications		
READ LIGHT PEN		A CHE		
LOAD		Cursor X,Y posi- tion parameters re- quired		
ENABLE INTERRUPT	0			
DISABLE INTERRUPT	0	- 12 1 2 V		
PRESET	0	Clears all internal counters		

NO OF

In order to establish the format of the display, the 8275 provides a number of user programmable display format parameters. Display formats having from 1 to 80 characters per row, 1 to 64 rows per screen, and from 1 to 16 horizontal lines per row are available.

In addition to transferring characters from memory to the CRT screen, the 8275 features cursor position control. The cursor position may be programmed, via X and Y cursor position registers, to any character position on the display. The user may select from 4 cursor formats. Blinking or non-blinking underline and reverse video block cursors are available.

2. CRT Timing — The 8275 provides two timing outputs, HRTC and VRTC, which are utilized in synchronizing CRT horizontal and vertical oscillators to the 8275 refresh cycle. In addition, whenever HRTC or VRTC are active, a third timing output, VSP (Video Suppress) is true, providing a blanking signal to the dot timing logic. The dot timing logic will normally inhibit the video output to the CRT during the time when video suppress signal is true. An additional timing output, LTEN (Light Enable) is used to provide the ability to force the video output high regardless of the state of VSP. This feature is utilized by

The HLGT (Highlight) output allows an attribute function to increase the CRT beam intensity to a level greater than normal. The fifth timing signal, RVV (Reverse Video) will, when enabled, cause the system video output to be inverted.

3. Special Functions -

<u>VISUAL ATTRIBUTES</u> — Visual attributes are special codes which, when retrieved from display memory by the 8275, affect the visual characteristics of a character position or field of characters. Two types of visual attributes exist, character attributes and field attributes.

Character Attribute Codes: Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA0-LA1), the Video Suppression output (VSP), and the Light Enable output. The dot timing logic uses these signals to generate the proper symbols. Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT). Character attributes were designed to produce the graphic symbols shown in Figure 3-4. Out the service was an Enveloped

Field Attribute Codes: The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the field attribute code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame.

There are six field attributes:

- Blink Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- 2. Highlight Characters following the

- 3. Reverse Video Characters following the code are caused to appear in reverse video format by activating the Reverse Video output (RVV).
- Underline Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5. General Purpose There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. These attributes may be used to select colors or perform other desired control functions.

The 8275 can be programmed to provide visible or invisible field attribute characters as shown in Figure 3-5. If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character. If the 8275 is programmed in the invisible field attribute mode, the 8275 row buffer FIFOs are activated. The FIFOs effectively lengthen the row buffers by 16 characters, making room for up to 16 field attribute characters per display row. The FIFOs are 16 characters by 7 bits in size. When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the next character in the proper FIFO. When a field attribute is placed in the buffer output controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC0-6). The chosen attributes are also activated.

<u>LIGHT PEN DETECTION</u> — A light pen consists fundamentally of a switch and light sensor. When the light pen is pressed against the CRT screen, the switch enables the light sensor. When the raster sweep coincides with the light sensor position on the display, the light pen output is acti-

and character position coordinates are stored in two 8275 internal registers. These registers can be read on command by the microprocessor.

<u>SPECIAL CODES</u> – Four special codes may be used to help reduce memory, software, or DMA overhead. These codes are placed in character positions in display memory.

- 1. End of Row Code -
 - Activates VSP. VSP remains active until the end of the line is reached. While VSP is active, the screen is blanked.
- End of Row-Stop DMA Code –
 Causes the DMA Control Logic to
 stop DMA for the rest of the row
 when it is written into the row buffer.

- 3. End of Screen Code -
 - Activates VSP. VSP remains active until the end of the frame is reached.
- 4. End of Screen-Stop DMA Code Causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the row buffer. It affects the display in the same way as the End of Screen Code.

PROGRAMMABLE DMA BURST CONTROL – The 8275 can be programmed to request single byte DMA transfers or DMA burst transfers of 2, 4, or 8 characters per burst. The interval between bursts is also programmable. This allows the user to tailor his DMA overhead to fit his system needs.




Figure 3-1. 8275 Block Diagram/Pin Configuration




Figure 3-2. 8275 Row Display




Figure 3-3. CRT System Block Diagram


Character attributes were designed to produce the following graphics:


CHARACTER ATTRIBUTE CODE "CCCC"		OUTPUTS				CVMPOL	DESCRIPTION	
		LA ₁	LA ₀ VSP		LTEN	SYMBOL	DESCRIPTION	
	Above Underline	0	0	1	0			
0000	Underline	1	0	0	0		Top Left Corner	
	Below Underline	0	1	0	0			
	Above Underline	0	0	1	0		987	
0001	Underline	1	1	0	0		Top Right Corner	
	Below Underline	0	1	0	0			
	Above Underline	0	1	0	0			
0010	Underline	1	0	0	0		Bottom Left Corner	
	Below Underline	0.47	0	dala y	0		ETHSUSTEN OF THE STATE OF	
157	Above Underline	0	1	0	0	CINCIL PROFILE		
0011	Underline	1	1	0	0		Bottom Right Corner	
0011	Below Underline	0	0	1	0		Bottom might borner	
	Above Underline	0	0	1	0	944 64	133121-1	
0100	Underline	0	0	0	1		Top Intersect	
0.00	Below Underline	0	1	0	0		T OF THE SOCE	
	Above Underline	0	1	0	0	7		
0101		001111	7 1116	0 1	0		Right Intersect	
20 0	Below Underline	0	hard of	0	0		Ingit intersect	
	Above Underline	0	1	0	0		(sigs) LateCdvar	
0110	Underline	9.0	0	0	0	574 20	Left Intersect	
o sh	Below Underline	0	.100	0	0	ized in	. 3- 1 e 8 279 will be util	
vigst	Above Underline	0	1 1	0	0			
0111	Underline	0	0	0	1	yboard	Bottom Intersect	
	Below Underline	0	0	1	0	terface	d zio inni kas - kasi in	
	Above Underline	0	0	wo1 o	0	Sesdi	the balabors a result	
1000	Underline	0	0	0	1	750114	Horizontal Line	
	Below Underline	0	0	1	0		Trottes terro	
-	Above Underline	0	1	0	0	1		
1001		0	1	0	0		Vertical Line	
	Below Underline	0	1	0	0			
	Above Underline	0	1	0	0	1		
1010	Underline	0 0	0	0 0	701 FW	-8%	Crossed Lines	
	Below Underline	0	1	0	0			
	Above Underline	0	0	0	0			
1011	Underline	0	0	0	0		Not Recommended *	
	Below Underline	0	0	0	0		TVOC TECOMMENDED	
	Above Underline	0	0	1	0.00	V(1	N ENERGUS	
1100	Underline	0	0	1	0		Special Codes	
	Below Underline	0	0	1	0		opcolar oddes	
	Above Underline							
1101	Underline		Unde	efined			Illegal	
W311	Below Underline		Jildelilled				Illegal	
	Above Underline				5 8			
1110	Underline		Undefined				Illegal	
	Below Underline							
	Above Underline				-8 -8	1-3	COATROL AND	
1111	Underline	JUWEE	Undefined		EHING\U-H1		Illegal	
1111	Below Underline				100 100		mogai	

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal. Blinking is active when B=1. Highlight is active when H=1.

Figure 3-4. Character Attributes 3-8 saught





EXAMPLE OF THE VISIBLE FIELD ATTRIBUTE MODE (UNDERLINE ATTRIBUTE)

EXAMPLE OF THE INVISIBLE FIELD ATTRIBUTE MODE (UNDERLINE ATTRIBUTE)

Figure 3-5. Field Attribute Examples

3.2 8279

The 8279 Programmable Keyboard/Display Interface block diagram and pin configuration are shown in Figure 3-6. The 8279 will be utilized in the CRT design example for performing keyboard scanning, key debounce, and data bus interface functions. Only features associated with these

functions will be described in this section. The reader is referred to the 8279 data sheet for information on display control, sensor matrix mode operation, and strobed input mode operation. A detailed description of the 8279 keyboard scanning, debounce, and data bus interface functions follows.




Figure 3-6. 8279 Pin Configuration and Block Diagram

The primary functions of the 8279 in the CRT system application include scanning the 64 key keyboard, determining if a key has been depressed, and, when polled by the system processor, transmitting the address of the key in the keyboard matrix to the master processor. Alternately, the interrupt line from the 8279 may be used to inform the CPU of a key depression. A block diagram of the 8279 interface, as implemented in the CRT system design example, is provided in Figure 3-7. The keyboard controller initiates the keyboard scanning process by transmitting keyboard scan line selection information over output lines SL0-SL2. The data may be encoded or decoded depending on the mode programmed. Assuming encoded mode is selected, the SL0-SL2 lines are connected to the input of a 3-line to 8-line decoder as shown in Figure 3-7. The decoder outputs are connected to the keyboard row inputs. Only one decoder output will be enabled for a given set of input conditions. The keyboard column outputs are connected to the 8279 return line inputs RL0-RL7. The eight return lines are buffered and latched by the 8279. These lines are scanned by the internal logic of the 8279, looking for a key depression in the selected row. If the debounce circuit detects a key depression, it waits approximately 10 ms to determine if the key remains down. If it does, the address of the key in the matrix plus the status of the shift and control lines are transferred to the 8279 FIFO. The FIFO data format is shown in Figure 3-8. The FIFO will hold up to eight data bytes; that is, up to eight key depressions may occur prior to a CPU initiated read operation. The number of characters entered into the FIFO is indicated by the character count contained within the FIFO status word. When a key depression is detected, the 8279 interrupt line goes high, and the FIFO status is modified to reflect the number of characters contained in the FIFO. The CPU may determine the occurrence of a key depression in one of two ways: The 8279 interrupt line may be connected to the interrupt input line of the CPU, forcing the CPU to call an interrupt service routine which reads the FIFO character. An alternate approach requires the CPU to periodically poll the 8279, reading the FIFO status word. If the FIFO character count is non-zero, indicating that at least one character is present in the FIFO, the CPU then reads the FIFO contents. This approach will be utilized in the CRT design example. A read operation places the contents of the FIFO on the system data bus and decrements the FIFO character

count, contained within the FIFO status word, by one.




Figure 3-7. 8279 Interface




Figure 3-8. FIFO Data Byte Format

4. CRT SYSTEM DESIGN EXAMPLE

4.1 SCOPE OF THE PROJECT

A fully operational, microcomputer-based CRT terminal was designed and constructed utilizing the 8275 CRT Controller and 8279 Keyboard Controller as the basic system elements. The terminal incorporates the majority of the functions found in existing dedicated computer terminals. An Intel® 8080A microprocessor was utilized as the CPU in the design. The recently announced Intel® 8085 microprocessor constitutes an ideal processor for future CRT terminal designs. LSI devices were utilized in the design whenever possible in order to minimize component count.

4.2 SYSTEM SPECIFICATIONS

The specifications for the CRT terminal design are as follows:

Display Format

- 80 characters/display row
- · 25 display rows

Character Format (Figure 4-1)

 5X7 character contained within a 7X10 matrix, 1st and 10th lines blanked, 1st and 7th columns blanked, 9th line cursor position, blinking underline cursor.

Characters Recognized

- Displayable characters: 64 ASCII uppercase alphanumeric characters
- Control characters:
 Line feed, Control J

Carriage return, Control M Back space, Control H

• Escape Sequences:

Cursor up, ESC, A Cursor down, ESC, B Cursor right, ESC, C

Cursor left, ESC, D

Clear screen, ESC, E

Home, ESC, H

Erase to end of screen, ESC, J Erase line, ESC, K

Characters Transmitted

- 64 ASCII upper-case alphanumeric characters
- ASCII Control Character set
- ASCII Escape Sequence set

Program Memory 1 and 0919 84 mg 9

• 2K bytes, 2716 EPROM

Display | Buffer | Stack Memory

• 2K bytes, 2114 static RAM

Data Rate

• 4800 BAUD maximum using 8080A

CRT Monitor

Ball Bros TV-12, 12 MHz B.W.

Keyboard Side Side Andrew side astrocrossia

Microswitch hall effect keyboard, open collector outputs

Scrolling Capability

• Scroll up feature implemented with 8257 DMA Controller

Screen Refresh Rate

• 60 Hz il grimma shadani nom sitas




Figure 4-1. Character Format

4.3 SYSTEM HARDWARE DESIGN

4.3.1 General Considerations

A block diagram of the CRT terminal is presented in Figure 4-2. The diagram includes only essential system features. A detailed schematic of the CRT terminal is contained in the appendix. The terminal was constructed using an Intel® SDK-80 microcomputer kit and an Intel® SBC 905 prototyping board. The standard 8080 bus structure incorporated in the SDK-80 kit allowed the CRT terminal to be implemented with minimum buffering.

In the ensuing discussion of CRT terminal operation, it will be assumed that the terminal normally communicates with a remote device, such as an Intel® MDS microcomputer development system. Communication will take place in the full duplex mode. The CRT terminal, upon transmitting a character to the remote device, will remain idle until a character is received from the external device. Transmission of a character to the remote device is initiated by depressing a key on the keyboard. Character transmission to the CRT terminal from the remote device is assumed to be asynchronous with respect to terminal operation.




Figure 4-2. CRT Terminal Block Diagram

4.3.2 Operation

The 8080A CPU initializes each peripheral to the appropriate mode of operation following system reset. Upon receiving a character from a remote device, the 8251 USART issues an interrupt to the CPU. The CPU calls the interrupt service subroutine, which polls both the 8275 and 8251 to determine the source of the interrupt. Having determined that the 8251 issued the interrupt, the CPU calls the READ/STORE USART character subroutine, reads the USART character, and stores the character in buffer memory. The character recognition subroutine is called next. This routine determines whether the character is a displayable character, a control character, or a character in an escape sequence. Assuming the character is a displayable character, the CPU places the character in

display memory at the location corresponding to the present cursor position, advances the cursor, modifies the display memory pointers, and, if required, performs the operations necessary for scrolling. If the received character is a control character or escape sequence character requiring cursor and display memory pointer changes, these functions are carried out. Escape sequences which involve erasing a portion of the display are also handled via the appropriate subroutines.

In order to place characters contained in display memory on the CRT display screen, the 8275 CRT Controller must first transfer the display characters, via the 8257 DMA Controller, to the 8275's row buffers. It should be noted that the 8257 DMA Controller is required to achieve the data transfer

rate necessary for CRT refreshing. Display characters are then transferred from the 8275 row buffers to the character code outputs CCO-CC5. The character code outputs are applied to the character generator address lines A3-A8 (Figure 4-3). Line count outputs LCO-LC2 from the 8275 are applied to character generator address lines A0-A2. It should be noted that the 8275 displays character rows one line at a time. The line count outputs are utilized to determine which line of the character selected by A3-A8 will be displayed. Following the transfer of the first line to the dot timing logic, the line count is incremented and the second line of the character row is selected. The process continues until the last line of the row under consideration is transferred to the dot timing logic.

The dot timing logic latches the 6-bit character code and 3-bit line count from the 8275 on positive transitions of the character clock and transfers this information to the character generator ROM. In systems requiring a greater number of lines/character, the fourth line count output would also be used. The 7-bit ROM output corresponds to the 7 dots which make up a line segment for a particular character. The ROM output is loaded into a parallel input-serial output shift register. The shift register is clocked at the dot clock rate (11.34 MHz) continuously. The shift register output constitutes the video input to the CRT. The character code outputs select the character to be displayed at a given character position in the display row. The character set consists of 26=64 ASCII upper case alphanumeric characters.

The row by row transfer of character data from display memory to the 8275 continues until the beginning of the last display row. At this time the 8275 issues an interrupt to the CPU. The CPU polls both the 8275 and 8251. Having determined that the interrupt originated with the 8275, the CPU calls the 8275 interrupt subroutine. The 8275 interrupt subroutine re-initializes the 8257 DMA Controller starting address and terminal count parameters and polls the 8279 Keyboard Controller to determine if a key depression has occurred. If a key has been depressed, the CPU reads the key position data from the 8279, performs a table lookup, and transmits the appropriate ASCII character to the CRT data output via the 8251 USART. It should be noted that interrupts are generated by the 8275 every 16.67 ms for a 60 Hz screen refresh




Figure 4-3. Character Generator/Dot Timing Logic
Block Diagram

4.3.3 System Timing

The CRT terminal display raster is shown in Figure 4-4. It can be seen from the figure that a display row is composed of 10 lines. The Total Line Time consists of the display portion of the line plus the Horizontal Blanking Time. Row Time is equal to the number of lines per row multiplied by the Total Line Time. The Total Screen Time (1/Refresh Rate) is equal to the Row Time multiplied by the number of display rows plus the Row Time intervals associated with vertical blanking. Specifications for the BALL BROS. monitor show that there are constraints on the Vertical Blanking Time, Horizontal Blanking Time, and Horizontal Oscillator Repetition Rate. These constraints are summarized in Table 4-1.




Figure 4-4. CRT Display Raster

County In control of Table 4-1 range of Inglio MOS

PARAMETER	RANGE
Vertical Blanking Time (VRTC)	900 μsec nominal
Vertical Drive Pulsewidth	$300 \mu \text{sec} \leq PW \leq 1.4 \text{ms}$
Horizontal Blanking Time (HRTC)	11 µsec nominal 11 bbs
Horizontal Drive Pulsewidth	25 μsec ≤ PW ≤ 30 μsec
Horizontal Repetition Rate	15,750 ±500 pps

Given the constraints in Table 4-1 and the Refresh Rate specification of 60 Hz, the Vertical Retrace Row Count and Horizontal Retrace Character Count parameters required by the 8275 CRT Controller may be calculated:

Total Screen Time =
$$\frac{1}{\text{Refresh rate}} = \frac{1}{60 \text{ Hz}}$$

= 0.01667 sec

Also.

Total Screen Time = (Row Time) (# of Display Rows)

+ Vertical Blanking Time (VRTC)

Vertical Blanking Time (VRTC) must be an integral number of Row Times (between 1 and 4).

Therefore,

If N is selected to be 2, the following result is obtained:

Row Time =
$$6.17284 \times 10^{-4}$$
 sec

Therefore.

VRTC = (2)(Row Time) =
$$12.3457 \times 10^{-4}$$
 sec
= 1.23457 ms

Since the Vertical Blanking Time, nominally 900 μ sec, falls within the constraints for the Vertical Drive Pulsewidth, the VRTC output from the 8275 may be used directly for the Vertical Drive Pulse. The 8275 will be programmed for a Vertical Retrace Row Count of 2.

In order to calculate the Horizontal Retrace Character Count, it is necessary to consider the row for-

mat as defined in the specifications. Figure 4-5 shows three adjacent characters in a row. The row, as shown, is composed of 10 Lines/Row and 7 Dots/Line/Character. Given that the Row Time is 617.284 µsec, the Total Line Time may be calculated as follows:

Total Line Time =
$$\frac{\text{Row Time}}{\# \text{Lines/Row}}$$

= $\frac{617.284 \times 10^{-6} \text{sec}}{10}$
= $61.7284 \times 10^{-6} \text{ sec}$
= $61.7284 \mu \text{sec}$

The Total Line Time is composed of the display portion of the line plus the Horizontal Blanking Time (HRTC).

Total Line Time =
$$61.7284 \times 10^{-6} \text{ sec}$$

= $80 \left(\frac{\text{Character Time}}{\text{line}} \right) + \text{HRTC}$

Horizontal Blanking Time (HRTC) must be an integral number of Character Times/Line.
Then

$$61.7284 \times 10^{-6} \text{ sec} = 80 \left(\frac{\text{Character Time}}{\text{line}} \right) + M \left(\frac{\text{Character Time}}{\text{line}} \right)$$

If M is selected to be 20, the following result is obtained:

$$\left(\frac{\text{Character Time}}{\text{line}}\right) = \frac{61.7284 \times 10^{-6}}{80 + 20}$$

= 6.1728 × 10⁻⁷ sec
= 617.284 ns

This value defines the period of the 8275 character clock.




Figure 4-5. Row Format

The Horizontal Blanking Time (HRTC) is calculated as follows:

The 8275 will be programmed for a Horizontal Retrace Character Count of 20. Since the specifications call for a Horizontal Drive Pulsewidth of 25–30 μ sec, an external oneshot is required. The oneshot is triggered by the leading edge of HRTC.

Using the value for the Character Time/Line, the Dot Clock Rate may be established. It should be noted that the clock is used to shift data from the parallel in-serial out shift register (contained in the dot timing logic) to the CRT video input. The system character clock is also derived from the Dot Clock.

The dot clock is calculated as follows:

$$\frac{\text{(Dot Time)}}{\text{line}} = \frac{\frac{\text{(Character Time)}}{\text{line}}}{\# \text{ dots/character}}$$

$$= \frac{6.17284 \times 10^{-7}}{7} \text{ sec}$$

$$= 8.8183 \times 10^{-8} \text{ sec}$$

$$= 88.183 \text{ ns}$$

The Horizontal Oscillator Repetition Rate may be calculated as follows:

$$f_{\text{Horiz}} = \frac{1}{\text{Total Line Time}} = \frac{1}{61.7284 \times 10^{-6} \text{ sec}}$$

This value falls within the system specification of $15,750 \pm 500$ pps.

4.3.4 Dot Timing Logic


The primary function of the dot timing logic, illustrated in Figure 4-6, is to transfer the output of the character generator ROM to the video input of the CRT. Due to the high data transfer rate (11.34 MHz), logic external to the 8275 is required for this function. The data transfer operation is accomplished as follows: The character generator


ROM output is applied to the parallel input lines of the 74166 shift register, the shift register is loaded synchronously with respect to the positive-going edge of the character clock, and data is clocked out of the 74166 serial input at the dot clock frequency. The 74166 output is applied, through appropriate gating logic, to the CRT video input. In addition to the previously described functions, the dot timing logic provides the timing signals required for transferring characters from the 8275 character code and line count outputs to the character generator ROM, implements the video suppress and light enable gating functions, and generates the system dot and character clocks.

In order to understand the dot timing logic design process, it is necessary to refer to Figure 4-6 and Figure 4-7.

It can be seen from the timing waveforms of Figure 4-7 that the character code output from the 8275 will be valid 150 ns (worst case) after the negative-going edge of the character clock. The character generator ROM output will be valid, assuming a direct connection between the 8275 and the ROM, 450 ns (worst case) after the character code appears at the address inputs. Total delay from the negative-going edge of the character clock until ROM output data becomes available is then 600 ns. Given the character clock width of 617 ns and external logic propagation delays and setup times, it becomes difficult to latch the ROM output for the first display character during the first character clock period. In order to alleviate this situation, a data pipelining technique is utilized. The timing for this technique is shown in Figure 4-7. A latch, introduced between the 8275 and the character generator ROM as shown in Figure 4-6, samples character code and line count data from the 8275 1/2 dot clock (45 ns) after the positivegoing edge of the character clock. Data from the latch is applied to the character generator ROM address lines yielding, after a 450 ns delay (worst case), the appropriate 7-bit code at the ROM output. ROM data is loaded into the 74166 shift register on the next positive-going edge of the character clock. This technique effectively delays the video output from the shift register by 1½ character clocks, but eliminates the difficulties in sampling the ROM data within the first character clock period. Due to the video delay associated with this technique, it is also necessary to delay all signals affecting the video output and CRT timing. These signals include HRTC, VRTC, VSP, and LTEN. The delay is accomplished using a two-stage shift register constructed with edge triggered D flipflops (74175). The system dot clock (11.34 MHz) is obtained by dividing the 22.68 MHz output from the 8224 clock generator by two. The dot clock is utilized to clock the 74166 output shift register

and is divided by 7, using a 74\$163 counter, to produce the system character clock. It should be noted that the use of a bipolar character generator PROM such as the Intel® 3604 or 3608 will reduce the external dot timing logic package count due to the reduced access time.





4.3.5 Keyboard Interface Design

The keyboard interface, Figure 4-8, consists of the 8279 Keyboard Controller and the decoding logic necessary for scanning the keyboard matrix. The 8279 SL0—SL2 output lines are decoded by the 74S138 decoder. The eight output lines from the decoder select 1 of 8 keyboard matrix rows for testing by the 8279. The keyboard matrix column output lines are connected to the 8279 return lines, RL0—RL7. Open collector outputs presented by individual keys within the matrix eliminate the need for isolation diodes when two keys in a given column are depressed. Two-key rollover was chosen as the operating mode for the 8279.

4.3.6 System Memory Design

The system memory, illustrated in Figure 4-9, consists of one 2716 EPROM used for program storage and four 2114 RAMs used for display memory, buffer memory, and system stack. The 2114 4K static RAM was chosen for the design because of its 1K × 4 organization, ease of use, and availability. Buffering between RAM memory and the system data bus was used to minimize bus loading.




Figure 4-8. Keyboard Interface




Figure 4-9. System Memory

4.4 SYSTEM SOFTWARE DESIGN

4.4.1 General Considerations

The approach taken in presenting the system software design is as follows: First, the software development process will be outlined. A discussion of system software operation will then be undertaken. Software operation will be followed by a detailed presentation of system subroutines.

4.4.2 Software Development

Software development was accomplished using the following tools:

- 1. Intel® MDS microcomputer development system
- 2. Intel® dual floppy disc system
- 3. Intel® ICE-80 In-Circuit Emulator
- 4. Intel® ISIS II disc operating system

The MDS was utilized in conjunction with the dual floppy disc system for program editing, assembly, relocation, and loading functions.

The ICE module was used extensively for loading assembled routines into the prototype system RAM and debugging program errors. While in the emulation mode, the ICE processor controlled the operation of the CRT system. During debugging, emulation proceeded normally until certain user specified break conditions occurred, at which time ICE entered the interrogation mode. During interrogation mode all processor functions, including DMA, ceased, allowing the user to access and display CPU register contents, status, and up to 44 previous machine cycles, system memory contents, and I/O device data.

4.4.3 Operation

The fundamental operations performed by the CRT system software are presented in Figure 4-10. Extensive use of subroutines in implementing major software functions resulted in readily understandable software. Debugging operations were also simplified as a result of the software structure. At

system reset, the central processor interrupt system is disabled, the program counter is set to zero, and peripheral reset functions are carried out. Following reset, the system software initializes all peripherals, clears buffer memory, initializes special buffer locations, fills display memory with space codes, and enables interrupts. The processor then loops until an interrupt arrives from the 8275 or 8251. When the processor detects the occurrence of an interrupt, the instruction being executed is completed, an RST 7 vector is placed on the system data bus, and the RST 7 call instruction is executed, forcing a jump to the starting address of the 8275/8251 interrupt polling routine. Once the polling routine establishes the source of the interrupt, program flow continues along one of the two possible paths shown in Figure 4-10. An 8275 interrupt causes the 8257 DMA Controller to be reinitialized, the 8279 Keyboard Controller to be serviced, and, if a key depression has occurred, a character to be transmitted to the terminal output. An interrupt from the 8251 will first cause the USART character to be read and stored in memory. The system software then examines the character to determine whether it is a displayable character, a control code, or the first or second character in an escape sequence. After determining the nature of the character, an appropriate subroutine is called. Following the completion of the routines associated with an 8275/8251 interrupt, interrupts are re-enabled and a return instruction executed. The CPU then loops until the receipt of an interrupt. In order to appreciate the operation of the system software in detail, it is necessary to consider the following items:

- 1. System memory organization.
- The relationship between character position on the screen and screen pointers Row Count, Column Count, and memory pointer Top.
- 3. The relationship between memory pointers Row Count, Column Count and the 8275 cursor X and Y position registers.
- 4. Scrolling concepts, including the relation between scrolling, display memory, and the memory pointer Top.




Figure 4-10. CRT Software Operations

System memory organization is shown in Figure 4-11. It should be noted that an additional 2K block of RAM was utilized for program memory (rather than PROM) during the software development/debug phase of system design.




Figure 4-11. System Memory Organization

Character Position/Screen Pointer Relationships

To define the location of a character on the screen, two pointers, Row Count and Column Count, were created in memory. The relationship between character location on the screen and the two pointers is illustrated in Figure 4-12. Row Count and Column Count are stored in memory locations RCTAD and CCTAD, respectively. Row Count represents the position of the first character in a given row. For the first row, Row Count = 0000H. For the second row, Row Count = 0050H. Column Count represents the specific column in which the character is located. Character position on the screen may be calculated by adding the Row Count to the Column Count; e.g., the highlighted character in Figure 4-12 is located at AOH + O3H = A3H.

CRT DISPLAY




Figure 4-12. Character Location/Pointer Relationship

Memory Pointer/8275 Cursor Position Register Relationship

It was necessary to establish a relationship between Row Count and Column Count pointers and the 8275 Cursor X and Y Position registers for the cursor generated by the 8275 to be loaded at the appropriate position on the screen. This relationship is summarized in Table 4-2.

The value transferred to the 8275 for the Cursor X Position is identical to the Column Count. A new parameter, Cursor Y Position, stored at memory location CURSY, was also established. For a given Row Count value, a value for Cursor Y Position is defined. This value is transferred to the 8275 Cursor Y Position register.

It is necessary to introduce an additional parameter, Top, which will be used in conjunction with Row Count and Column Count to determine the location in display memory at which an incoming display character will be stored. The location at which a given character will be stored (assuming no more than 2000 characters have been entered since initialization) is calculated by adding TOP + Row Count + Column Count, where TOP is assumed to be 8000H, the starting location of display memory shown in Figure 4-11. Following system initialization, characters will be entered in display memory starting at memory location 8000H. The 2000th character will be entered at location 87CFH. Upon entering the 2001st character, a scrolling condition exists and TOP will be modified to point to memory address 8050H. An in-depth discussion of scrolling is presented in the next section.

Table 4-2
SCREEN POINTER/8275 CURSOR X,Y POSITION REGISTER RELATIONSHIP

ROW	ROW COUNT VALUE	CURSOR Y POSITION REGISTER VALUE	COLUMN	COLUMN COUNT VALUE	CURSOR X POSITION REGISTER VALUE
1	0000H	00H	1	00H	00H
2	0050H	01H	2	01H	01H
3	00A0H	02H	3	02H	02H
4	00F0H	03H	4	03H	ияочам 03 Н
25	0780H = 1920D	18H = 24D	80	4FH = 79D	4FH = 79D

Scrolling

Scrolling is implemented in the CRT system design by shifting the entire display up by 1 row when a scrolling condition occurs. Scrolling will occur when certain cursor manipulation functions are exercised or when a character is entered in the last CRT display position, indicating a full memory page condition exists. Character entry will be used as the vehicle for explaining scrolling in the following discussion.

Characters are normally entered sequentially in display memory. When the 2000th character has been entered, display memory capacity has been attained; i.e., a full page condition exists. At this point, scrolling will take place. For scrolling to take place, DMA channel 2, the channel used to extract characters from display memory, must be re-initialized to the appropriate starting address and terminal count values. The memory pointer TOP will be used to establish the starting address for channel 2. Prior to scrolling, TOP = 8000H, the starting address of display memory. Each scrolling operation causes 80D (50H) to be added to TOP, moving the pointer, as shown in Figure 4-13b, to the beginning of the following row in display memory. It should be recalled that TOP, in conjunction with Row Count and Column Count determines the insertion address for incoming display characters. The net effect of modifying TOP is to shift the information being displayed on the CRT up by 1 row; i.e., scrolling is accomplished. Prior to scroll-

ing, the terminal count value for DMA channel 2 is equal in magnitude to the display memory length -1 or 87CFH - 8000H. The actual value sent to the terminal count register is 87CFH - 8000H + 8000H. The addition of 8000H sets bit 14 in the terminal count register to a 1, indicating a DMA read operation. If scrolling is to be implemented, the terminal count value must be modified to 87CFH - TOP + 8000H. Characters transferred by channel 2 include those characters located from the address specified by TOP to the end of display memory. In order to transfer the characters from the beginning of display memory through the address immediately prior to TOP, the autoload feature of the 8257 DMA controller is utilized. When DMA channel 2 reaches terminal count, following the transfer of characters from TOP to the end of display memory, the starting address and terminal count parameters stored in the DMA channel 3 registers are loaded into channel 2. DMA operations resume in channel 2 using the channel 3 parameters. To accomplish the desired channel 3 operations, it is only necessary to re-initialize the channel 3 starting address to the beginning address of display memory, and the terminal count value to 87CFH, the maximum terminal count for a 2000-byte display memory space. These processes are performed during DMA re-initialization following an 8275 interrupt. New text entry following scrolling is illustrated in Figure 4-13. BOTTOM, a parameter corresponding to the address of the first character in the last row to be displayed, is utilized during clear to end of screen operations.







Figure 4-13. Pointer Manipulation During Scrolling

4.4.4 System Subroutines

System Initialization Routine (CRTGO)

The system initialization routine, Figure 4-14, establishes a starting point for system operation. The 8251 USART is initialized to transmit to and receive characters from an external device. The 8279 Keyboard Controller, at system reset, comes up in the two-key rollover mode. It is therefore only necessary to set up the Keyboard Controller internal operating frequency during initialization. Assuming a desired internal operating frequency of approximately 100 kHz and a 2.048 MHz system clock, the frequency divider chain is programmed to divide by 21. The 8275 initialization parameters are determined from the original CRT system specifications and vertical retrace Row Count/ Horizontal Retrace Character Count calculations previously performed. The delayed line number feature allows the use of only 3 line count outputs

to determine which of 10 possible lines in a character row will be displayed. Given that the underline placement position is set to the ninth row, the top and bottom lines of the character are automatically blanked, leaving, effectively, 8 unique lines for display. The 8275 cursor position registers are initialized to zero, forcing the cursor to the upper left-hand corner of the display. The preset counters command resets all 8275 counters to zero and stops the 8275 counters until another command is issued. The 8275 is then started by a start display command. An interrupt will be generated from the 8275 approximately 15 ms later. Interrupts are enabled following the 8275 start command. Interrupts were disabled prior to this time to insure that the central processor did not react to erroneous interrupts from the 8275 generated prior to 8275 initialization. The processor, following initialization, waits in a loop until the arrival of an interrupt from the 8275 or 8251.



Interrupt Polling Subroutine (Poll)

The interrupt polling subroutine, Figure 4-15, tests to determine the source of the interrupt. If the interrupt originated with the 8275, the 8275 interrupt service subroutine is called. Following completion of the subroutine, interrupts are re-enabled, and a return executed. An interrupt issued from the 8251 forces subroutine calls to the read/store USART character subroutine and the character recognition/handling subroutine. Interrupts are re-enabled at the completion of the character recognition/handling routine. A return operation follows.




Figure 4-15. Interrupt Polling Subroutine (POLL)

8275 Interrupt Service Subroutine (RT 75)

The 8275 interrupt service subroutine, Figure 4-16, re-initializes the 8257 DMA Controller, then tests the 8279 FIFO status. If a character has been transmitted from the keyboard to the Keyboard Controller, a table lookup operation is performed to obtain the correct ASCII code for the character, and the character is transmitted.




Figure 4-16. 8275 Interrupt Service Subroutine (RT75)

USART Read/Store Subroutine (RDF 51)

The read/store USART character subroutine, Figure 4-17, moves a character from the USART to the CPU, masks off the upper-most bit, and stores the character in system buffer memory.




Figure 4-17. READ/STORE USART Character Subroutine (RDF51)

Character Recognition/Handling Subroutine (CHREC)

The character recognition/handling subroutine, Figure 4-18, examines the masked USART charac-

ter to determine whether the character is a displayable character, control code, or the first or second character in an escape sequence. A call to the appropriate subroutine follows the decision-making process. If the character is the first character in an escape sequence, the escape sequence flag is set and the processor loops until a second character is received. The character immediately following the ESC character is examined by the escape code handling subroutine and a jump to an escape code routine follows. If the character is a displayable character or control code, the appropriate subroutine is called.




Figure 4-18. Character Recognition/Handling Subroutine (CHREC)

Escape Sequence Subroutine (ESREC)

The escape sequence subroutine, Figure 4-19, performs a masking operation on the USART character, shifts the result by one bit position, and adds this value to the base address of the escape sequence lookup table, BSETI. The lookup table contains starting addresses for each of the escape sequence routines. This address is jammed into the program counter and the routine executed. A summary of escape sequence functions is given in Appendix 5.2.




Figure 4-19. Escape Sequence Subroutine (ESREC)

Control Code Subroutine (CNTRL)

The control code subroutine, Figure 4-20, involves, conceptually, the same procedures executed by the escape sequence subroutine. A summary of control code functions is given in Appendix 5.2.




Figure 4-20. Control Code Subroutine (CNTRL)

Display Character Handling Subroutine (DISPL)

The display character handling subroutine, Figure 4-21, determines if the cursor is located in the last column of the row, the last display position, or elsewhere and calls the appropriate subroutines.




Figure 4-21. Display Character Handling Subroutine

Display Subroutine One (DIS1)

Display subroutine one, Figure 4-22, calculates the location in memory at which the display character is to be inserted. If the location calculation results in an address outside of the display memory bounds, appropriate compensation action is taken. Prior to inserting the display character in memory, the first character position in the row in which the character will be located is examined. If an End of Row character (EOR) is found, the row in question will be blanked by the 8275. It is necessary to clear the row by filling it with space codes (Fill Subroutine), then insert the display character in the desired location. If no EOR character is found, insertion proceeds without further software intervention.




Figure 4-22. Display Subroutine 1 (DIS1)

Display Subroutines A, B, C (DISA, DISB, DISC)

Display subroutines A, B, and C, Figure 4-23, modify the appropriate display memory pointers. The modifications are based on the present cursor location, as determined by subroutine DISPL. The resulting cursor position data is transferred to the 8275 Cursor X and Y Position registers. If DISC is called, a scrolling operation occurs.

DISPLAY SUBROUTINE A (DISA)








Figure 4-23. Display Subroutines —
A (DISA), B (DISB), C (DISC)

Cursor Up Routine (ESCA)

The cursor up routine, Figure 4-24, determines if the cursor is located in the first display row. If it is, the Row Count and Column Count values are modified, and the cursor is moved to the last display row with no change in X position. If the cursor is not in the top row, the row up subroutine is called.



Figure 4-24. Cursor Up Routine (ESCA)

Cursor Down Routine (ESCB)

The cursor down routine, Figure 4-25, determines if the cursor is located in the last display row. If it is, the scroll subroutine is called. No modification of cursor position is called for. If the cursor is not located in the last display row, the row down subroutine is called.




Figure 4-25. Cursor Down Routine (ESCB)

Cursor Right Routine (ESCC)

The cursor right routine tests the cursor location and moves the cursor as described in Figure 4-26. If the cursor is in the last display position, a scrolling operation occurs. 8275 Cursor X and Y Position registers are updated accordingly.

Cursor Left Routine (ESCD)

The cursor left routine tests the cursor location and moves the cursor as described in Figure 4-27.




Figure 4-26. Cursor Right Routine (ESCC)




Figure 4-27. Cursor Left Routine (ESCD)

Clear Screen Routine (ESCE)

Several possibilities existed for implementing the clear screen function. The simplest of these techniques involves filling the display memory with space codes. This technique, although conceptually simple, requires several milliseconds to implement.

The End-of-Row character (EOR) recognized by the 8275 allows the clear screen feature to be executed in a considerably shorter time span. During the clear screen routine, Figure 4-28, EOR characters are placed in the first character position of each row in display memory. Since the EOR character blanks the entire display row when placed in the first character position of the row, the use of EOR characters in each row blanks the entire screen. All pointers are cleared during the clear screen operation.



Figure 4-28. Clear Screen Routine (ESCE)

Home Routine (ESCH)

The home routine, Figure 4-29, resets the Row Count, Column Count and Cursor Y Position buffers to zero, but does not affect the value of TOP.




Figure 4-29. Home Routine (ESCH)

Erase to End of Screen Routine (ESCJ)

The erase to end of screen routine, Figure 4-30, inserts End of Row characters (EOR) in display memory in the same fashion as the clear screen routine. The fundamental difference between the routines is that the erase to end of screen routine must insert EOR characters selectively. Only rows from the present display row until the last display row, pointed to by BOTTOM, receive EOR characters. It should be noted that the pointer BOTTOM changes dynamically with scrolling operations.




Figure 4-30. Erase to End of Screen Routine (ESCJ)

Erase Line Routine (ESCK)

The erase line routine, Figure 4-31, calculates the location of the first character in the current display row, stores the location in buffer memory, and calls the fill subroutine, which fills the row with space codes.

Backspace Routine (CTRLH)

See cursor left routine.

Line Feed Routine (CTRLJ)

See cursor down routine.




Figure 4-31. Erase Line Routine (ESCK)

Carriage Return Routine (CTRLM)

The carriage return routine, Figure 4-32, clears the column count and updates the 8275 cursor position registers.




Figure 4-32. Carriage Return Routine (CTRLM)

Row Up, Row Down Subroutines (ROW UP, ROW DOWN)

The row up subroutine, Figure 4-33, subtracts 80D from the Row Count value, decrements the Cursor Y Position pointer, and updates the 8275 Cursor Position registers. The row down subroutine, Figure 4-34, differs in that 80D is added to Row Count.

Column Right, Column Left Subroutines (COLRT, COLLT)

The column right subroutine, Figure 4-35, increments the Column Count pointer and updates the 8275 cursor position registers. The column left subroutine, Figure 4-36, differs in that the Column Count is decremented.



Figure 4-33. Row Up Subroutine (ROWUP)



Figure 4-34. Row Down Subroutine (ROWDN)



Figure 4-35. Column Right Subroutine (COLRT)



Figure 4-36. Column Left Subroutine (COLLT)

Scroll Subroutine (SCROL)

The scroll subroutine, Figure 4-37, fills the row in display memory pointed to by TOP with space characters via the fill subroutine, then modifies the value of TOP. TOP is utilized by the 8275 service subroutine in re-initializing the 8257 DMA controller.




Figure 4-37. Scroll Subroutine (SCROL)

Fill Subroutine (FILL)

The fill subroutine, Figure 4-38, calculates the location of the last character in the current display row, plus one character position, by adding 80D = 50H to the location of the first character in the current display row. The current stack pointer value is saved, then the stack pointer is loaded with the location of the last character in the current display row, plus one character position. The B and C registers of the CPU are loaded with space characters and 40 PUSH B operations performed. This technique provides a rapid means (275 μ sec) of filling a given row with space codes.

Load Cursor Position Subroutine (WP 75)

The load cursor position subroutine, Figure 4-39, transfers the contents of the Column Count and cursor Y position pointers to the 8275 cursor X position and cursor Y position registers, respectively.

The relationship between system subroutines is presented in Appendix 5.3. Software timing considerations are covered in Appendix 5.4.



Figure 4-38. Fill Subroutine (FILL)







Figure 4-39. Load Cursor Position Subroutine (WP75)





SERIAL COMMUNICATIONS SECTION




CRT Terminal Schematic - CPU Section












CRT Terminal Schematic - Peripherals Section





CRT Terminal Schematic — Dot Timing Logic Section



Appendix 5.2 ESCAPE/CONTROL/DISPLAY CHARACTER SUMMARY

	CONT			ICI		YABL					ESC/ SEQU			
BIT	000	001	010	01,	¹ 0 ₀	¹ 0 ₁	¹ 10	111	010	011	100	¹ 0 ₁	¹ 1 ₀	¹ 11
0000	NUL @	DLE	SP	φ	@	Р								
0001	SOH A	DCI Q	i	1	А	Q			DESIGN THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLU		A			
0010	STX B	DC2 R	"	2	В	R			2 報三名	. 9 .	₩ в			
0011	ETX	DC3 S	#	3	С	S	- 63	SHAPE	100			I VE		
0100	EOT	DC4 T	\$	4	D	Т		2	2000	8	← D			
0101	ENQ	NAK U	%	5	Е	U	- 41 (m)	PTC	1		CLR E			
0110	ACK F	SYN V	&	6	F	V			-2					
0111	BEL G	ETB W	18	7	G	w	-							
1000	BS	CAN	(8	Н	×		5			HOME H	8 74		
1001	HT	EM Y)	9	1	Y		W.			A Sept.			
1010	LF J	SUB Z	*		J	Z					EOS 1			
1011	VT K	ESC	+		K	[P. (2)		EL J			
1100	FF L	FS /	,	<	L	1								
1101	CR. M	GS	-	=	М]_	Barra	STILL STATES	200					
1110	so N	RS ^		>	N	Λ	200	1						
1111	S1 O	US -	/	?	0	-	1	8	248					

NOTE:

Shaded blocks = functions terminal will react to. Others can be generated but are ignored up on receipt.

2-160

Appendix 5.4 SOFTWARE TIMING

Subroutine execution times are summarized in the flowchart provided in Figure 5-1. The values shown represent the number of clock cycles required for the execution of a given routine. The actual routine execution time is obtained by multiplying the number of clock cycles/routine by the time/clock cycle. For a 2.048 MHz system clock, the time/clock cycle is 0.4883 µsec. It should be noted that the values indicated represent worst-case execution times. In order to appreciate the meaning of the subroutine execution times, it is necessary to consider two factors:

- 1. The time available for the CPU to execute instructions between DMA operations.
- 2. The maximum rate at which data characters are presented to the CPU for processing.

CPU availability during a complete display frame is illustrated in Figure 5-2. Available CPU processing time, per character, at 4800 baud, during the DMA active portion of the display frame, is illustrated in Figure 5-3. It can be seen from Figure 5-3 that 1443 μ sec are available for processing each character during the DMA active portion of the frame. Total CPU processing time during the DMA inactive portion of the frame may be seen from Figure 5-2 to be 1234 μ sec. This value encompasses the time to process the 8275 interrupt and perform character handling functions.

Using the information contained in Figure 5-1, the maximum execution time* for a given character handling routine is $802~\mu sec$. Since this value is less than 1.443 msec, proper timing is assured. Using the maximum character handling routine execution time and the time required for 8275 interrupt processing, the maximum CPU availability requirement during the DMA inactive portion of the frame may be calculated. This value corresponds to $802~\mu sec + 253~\mu sec$ (8275 interrupt processing) or $1055~\mu sec$. Since this value is less than $1234~\mu sec$, proper timing is assured.

Appendix 5.5

VISUAL ATTRIBUTE IMPLEMENTATION CONSIDERATIONS

In order to utilize the visual attribute features of the 8275, it is necessary to modify the CRT system hardware and software functions accordingly. Hardware modifications necessary to implement character attributes are illustrated in Figure 5-4. The attribute outputs LA0-LA1 selectively con-


trol the data transferred to the output shift regis-

ter.

The software memory management scheme presented in the Application Note must be modified in order to accommodate attribute features. An outline of the software considerations involved when using the attribute features is presented as follows:

- 1. Attributes, as described in the 8275 Data Sheet, occupy character locations in display memory. Since the number of attributes per display row may be variable, the linear mapping relationship between character position on the screen and memory pointers Top, Row Count, and Column Count no longer exists. It is necessary to keep track of the number of attribute characters in each row and their specific location when modifying pointer values.
- 2. The increased number of character locations required will force the user to incorporate additional display RAM.
- 3. Since the total number of characters in display memory may be variable when attributes are utilized, it is necessary to modify the starting address and terminal count values for the DMA channels as required.
- Character insertion and deletion operations may be handled through block transfer operations or through the use of extended display memory row segments.

^{*}see notes, Figure 5-1.



* UNDER NORMAL OPERATING CONDITIONS, 427 CLOCK CYCLES REPRESENTS THE WORST CASE EXECUTION TIME FOR THIS ROUTINE.

** IT IS NECESSARY FOR THE REMOTE DEVICE TO WAIT APPROXIMATELY 2.5 ms FOLLOWING THE TRANSMISSION OF AN ESCJ CHARACTER BEFORE RESUMING

Figure 5-1. Subroutine Execution Times Flowchart





Figure 5-2. CPU Availability



BAUD RATE = 4800 BAUD 10 BITS/CHARACTER

 $= (457\mu sec \times 3) + (2082 - 2011\mu sec) = 1443\mu sec$

Figure 5-3. CPU Availability/Character at 4800 Baud (DMA Active)

BETWEEN CHARACTERS




Figure 5-4. Typical Character Attribute Logic

LOC OBJ	SEQ	SOURCE STATEMENT	
	1 ;8275/8	279 CRT SYSTEM SOFTWARE	
	3	SYSTEM EQUATES	
OOFB OOFA OOFA OO6F OO5F OO46 OO46 OO46 OO46 OO47 OO00 OO84	5 CNCTL 6 CNIN 7 CNOUT 8 KCOM 9 KDAT 10 CRCOM 11 CRCASA 12 PC2SA 13 PC2TC 14 PC3SA 15 PC3TC 16 MDC57 17 MD557	EQU OFBH EQU OF AH EQU OF AH EQU OF AH EQU 6EH EQU 5EH EQU 5EH EQU 44H EQU 45H EQU 45H EQU 46H EQU 48H	;8251 CONTROL ADDRESS ;8251 INPUT DATA ADD ;8251 OUTPUT DATA ADD ;8279 COMMAND ADDRESS ;8279 DATA ADDRESS ;8275 COMMAND ADDRESS ;8275 DATA ADDRESS ;8275 CH 2 START ADD PORT ;8257 CH 2 TERM COUNT PORT ;8257 CH 3 TARTING ADD PORT ;8257 CH 3 TERM COUNT PORT ;8257 CH 3 TERM COUNT PORT ;8257 MODE CLEAR ;8257 MODE SET (AUTOLOAD, CH 2 ENABLED) ;8257 MODE SET (AUTOLOAD, CH 2 ENABLED)
	20	:SISTEM INITIALIZATION	ROUTINES
0000 C34000	22 23 24	JMP CRTGO	; JUMP TO START OF MAIN ROUTINE
0038	24 25	ÖRG 0038H	
0038 C3C900	25 26 27 28	IMP POLL	JUMP TO START OF INT SERVICE ROUTINE
0040	29	ÖRG 0040H	
0040 F3 0041 31FF87	31 CRTGO:	ĎI LXI SP, 87FFH	DISABLE INTERRUPTS LOAD STACK POINTER
	334	MEMORY CLEAR ROUTINE	
0044 210080 0047 3E20 0049 77 0048 FECF 004D CA5440 0050 23 0051 C34700 0054 7C	37 THETA: 389 40 411 42 43 NXT1:	XI H,8000H MVI A, 20H MOV M,A MOV A,L CPI OCFH JZ NXT1 INX H JMP THETA MOV A,H CPI 87H	; DISABLE INTERRUPTS ; LOAD STACK POINTER ; LOAD H&L WITH START ADD OF DISPLAY MEM ; LOAD A WITH SPACE CHAR CODE ; LOAD SPACE CHAR IN MEM ; MOVE LOW ADD BYTE TO A ; COMPARE WITH OCFH ; IF COMPARRISON JMP TO NXT1 ; INCREMENT H&L ; JMP TO THETA, CONT LOADING MEMORY ; MOVE UP ADD BYTE TO A ; COMPARE WITH 87H ; IF COMPARRISON ADD=LAST DISPLAY ; ADD, THEREFORE, JMP TO NXT2 ; INCREMENT H&L ; JMP TO THETA, CONT LOADING MEMORY
0055 FE87 0057 CA5E00	46	JZ NXT2	IF COMPARTISON ADD LAST DISPLAY
005A 23 005B C34700	49	JMP THETA	JMP TO THETA, CONT LOADING MEMORY
	51 52	POINTER/BUFFER CLEAR F	ROUTINE
005E 210000 0061 22D387 0064 22E287 0067 22D887 006A 22D887 0070 22DE87 0070 22DE87 0070 22DE87 0076 210080 0079 22D687 0076 22E687 0077 22E687 0076 22E687 0077 22E687 0082 3E00 0084 32D287 0087 32D587 0087 32E587	NXT2: 534 NXT2: 5555555555666666666666666666666666666	LXI H,0000H SHLD RCTAD SHLD LOCBUF SHLD LOCAD SHLD LOCAD SHLD LOC80 SHLD LOCXX SHLD LOCXX SHLD LOCPR LXI H,8000H SHLD TOPAD LXI H,8780H SHLD BOTAD MVI A,00H STA CUTAD STA CURSY STA XFLG STA USCHR	; ZERO H&L ; ZERO ROW COUNT ; ZERO BUFFER ; ZERO CHARACTER LOCATION ; ZERO LOC OF 1ST CHAR IN ROW ; ZERO LOC OF 80TH CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO PRESENT LOC OF 1ST CHAR IN ROW ; ZERO COLUMN COUNT ; ZERO COLUMN COUNT ; ZERO CURSOR Y POINTER ; ZERO USART CHAR BUFFER
	71	8251 INITIALIZATION RO	
0090 3E4F 0092 D3FB 0094 3E27 0096 D3FB	72 74 756 777 78 801 882 884	MVI A,4FH OUT CNCTL MVI A,27H OUT CNCTL	MODE SET VALUE TO A OUTPUT VALUE COMMAND WORD TO A OUTPUT VALUE
A A	78 79	8279 INITIALIZATION RO	
0098 3E35 009A D36F	80 81	MVI A.35H OUT KCOM	; OUTPUT PROG CLOCK, DIV BY 21
	83 84	8275 INITIALIZATION RO	UTINE A B SUDIA

```
A,00H
CRCOM
A,4FH
CRDAT
                                                                                                       : RESET AND STOP DISPLAY
                                    85
86
87
88
89
                                                         OUT
009E
                                                                                                       ; SCREEN PARAM BYTE 1
00A0
0A2
         D35E
3E58
D35E
3E89
D35E
3ED9
00A4
                                                          MVI
                                                                        A,58H
CRDAT
                                                                                                                                  BYTE 2
00A6
                                    90 91 93 94
00A8
00AA
00AC
                                                                                                                                  BYTE 3
                                                         MVI
                                                                         A,89H
CRDAT
                                                                                                                                  BYTE 4
                                                          MVI
                                                                         A.OD9H
                                                                         CRDAT
OOAE
                                                          OUT
                                                                        A,80H
CRCOM
A,00H
CRDAT
                                                                                                        :LOAD CURSOR POSITION
                                   95
96
97
99
101
                                                          MVI
00B2
          D35F
                                                          OUT
         ; CURSOR X POSITION
OOB4
                                                          IVM
                                                          OUT
00B6
OOB8
                                                          MVI
                                                                         A,OOH
CRDAT
                                                                                                        :CURSOR Y POSITION
                                                         TUO
                                                                        A,OEOH
CRCOM
A,23H
CRCOM
00BC
00BE
                                                                                                        : PRESET COUNTERS
                                                          OUT
                                                                                                        START DISPLAY
                                   103
                                                         NVI
                                                                                                        ; ENABLE INTERRUPTS
                                                         NOP
                                          LOOP:
                                                                         LOOP
         C3C500
                                   107
                                                          JMP
                                   108
                                   109
                                                          8275/8251 INTERRUPT POLLING ROUTINE
                                                                                                        READ 8275 STATUS, CLEARING INT
MASK STATUS, SAVE INT REQ BIT
IF STATUS=1, SERVICE 8275
00C9 DB5F
00CB E620
                                   113
                                          POLL:
                                                                         CRCOM
                                                          ĀNI
JZ
                                                                         20H
         CAD500
00D0 CD7304
00D3 FB
00D4 C9
                                                          ČALL
                                                                                                        ;CALL 8275 INT SERVICE SUBROUTINE
;ENABLE INTERRUPTS
                                          GIGEM:
                                                          RET
                                                                                                        : RETURN
00D5 CDDD00
00D8 CDE500
                                                          CALL
                                                                                                        CALL READ USART CHAR ROUTINE CALL CHARACTER RECOG/HANDLING ROUTINE ENABLE INTERRUPTS
                                   12
                                          AGGIE:
                                                          CALL
OODB
         FB
                                                         ET
OODC C9
                                                          RET
                                                          USART READ/STORE CHAR SUBROUTINE
00DD DBFA
00DF E67F
00E1 32E587
00E4 C9
                                                                                                        ;READ ASCII CHAR FROM USART, RESETTING RXRDY
;MASK BIT 8,SAVE BITS 1-7
;STORE USART CHAR IN MEMORY
                                                          ÍN
                                                                         CNIN
                                          RDF51:
                                                         ANI
                                                                        7FH
USCHR
                                                          RET
                                                           CHARACTER RECOGNITION/HANDLING SUBROUTINE
                                                                                                       ;LOAD A WITH ESC SEQ FLAG
;SET/RESET ZERO BIT
;IF ONE,CHAR=2ND CHAR IN ESC SEQ
;CALL ESC SEQ SUBROUTINE
00E5
00E8
         3AE487
                                                                        XFLG
OFFH
                                          CHREC:
                                                          ANI
         CAF 100
CDOF 0 1
C9
3AE 587
00EA
00ED
                                                         JZ
CALL
                                                                         NXTX
                                                                         ESREC
                                                                                                        LOAD USART CHAR IN A
MASK BITS 1-5,&8,SAVING BITS 6&7
;IF ZERO CHAR=CONTROL CHAR
;IF ONE CHAR=DISPLAY CHAR
                                                                         USCHR
00F1
                                         NXTX:
                                                         LDA
OOF4
         E660
                                   14.
                                                         ANI
                                                                        60H
NXTY
00F6 CAFDOO
00F9 CD4B03
00FC C9
00FD 3AE587
                                                         CALL
                                   144
                                                                         DISPL
                                                                                                         CALL DISPLAY CHAR SUPROUTINE
         C9
3AE587
E610
                                                                                                         RETURN
                                                          RET
                                                                                                       RETURN
LOAD USART CHAR IN A
MASK OFF BITS, SAVE BIT 5
IF ZERO CONT CHAR-ESC CODE
IF ONE CONT CHAR-ESC CODE
CALL CONTROL CODE SUBROUTINE
                                                                         USCHR
                                   146
                                          NXTY:
                                                         LDA
                                   147
                                                                         10H
                                                                        NXTZ
                                                          JNZ
0105
0108
0109
010C
        CD2701
C9
21E487
3601
                                                          CALL
                                                                         CNTRL
                                                          RET
LXI
MVI
                                                                         H, XFLG
                                                                                                        LOAD H&L WITH ADD OF ESC SEQ FLAG
SET ESC SEQ FLAG
                                          NXTZ:
                                                                         M, 01H
010E
                                                          RET
                                                                                                        RETURN
                                                           ESCAPE SEQUENCE SUBROUTINE
010F 3E00
0111 32E487
0114 3AE587
0117 E60F
                                                                                                       ; ZERO A

RESET ESC SEO FLAG

LOAD USART CHAR IN A

MASK BITS 5-8

SHIFT LEFT, YIELDING OFFSET
                                                          MVI
                                          ESREC:
                                                                        A,OOH
XFLG
                                   159
160
161
                                                          STA
                                                          LDA
                                                                        USCHR
                                                                        OFH
0119
        07
                                   162
                                                          RLC
        21D004
110000
5F
                                   163
164
165
011A
011D
                                                         LXI
LXI
MOV
                                                                                                        LOAD BASE ADD OF TABLE 1 IN H&L
ZERO D&E
LOAD OFFSET IN E
                                                                        D,0000H
E,A
D
0120
                                                                                                       ; LOAD OFFSET IN E
; ADD OFFSET TO BASE, RESULT IN H&L
; MOVE LOW BYTE OF ROUTINE ADD TO E
; INCREMENT COMPUTED ADDRESS
; MOVE UP BYTE OF ROUTINE ADD TO D
; EXCHANGE D&E WTIH H&L
; LOAD PC WITH ROUTINE ADD, JMP TO ROUTINE
0121
0122
0123
                                   166
167
168
169
         19
5E
23
5E
EB
                                                          DAD
                                                         MOV
INX
MOV
                                                                         E,M
0124
                                                                        D,M
0125
                                   170
171
                                                          XCHG
         E9
                                                          PCHL
                                  172
                                                          CONTROL CODE SUBROUTINE
```

```
LOAD USART CHAR IN A
MASK CHAR, SAVE BITS 2-3
LOAD BASE ADD OF TABLE 2 IN H&L
CLEAR D&E
LOAD OFFSET IN E
ADD OFFSET TO BASE, RESULT IN H&L
MOVE LOW BYTE OF ROUTINE ADD TO E
INCREMENT COMPUTED ADDRESS
MOVE UP BYTE OF ROUTINE ADD TO D
EXCHANGE D&E WITH H&L
LOAD PC WITH ROUTINE ADD, JMP TO ROUTINE
                                                             CNTRL:
                                                                                    1.DA
                                                                                                          USCHR
              2AF587
012A
              E606
                                                                                    ANI
                                                                                                          06H
             E606
21F004
110000
5F
19
523
5EB
E9
012A
012C
012F
0132
0133
0134
0135
0137
0138
                                                                                                          H, BSET2
                                                                                   LXI
                                                                                                          D,0000H
                                                                                                          E,A
                                                                                     DAD
                                                   180
181
182
183
184
185
186
187
                                                                                                          Ĕ,M
                                                                                    MOV
                                                                                     TNY
                                                                                                          D.M
                                                                                    MOV
                                                                                    XCHG
                                                                                    CURSOR UP ROUTINE
                                                                                                                                                       LOAD ROWCOUNT IN H&L
MOVE LOW BYTE OF ROWCOUNT TO A
COMPARE BYTE WITH OOH
IF BYTE=0 CONTINUE COMPARRISON
CALL ROWUP SUBROUTINE
RETURN
MOVE UP BYTE OF ROWCOUNT TO A
COMPARE BYTE WITH OOH
IF BYTE=0, ROWCOUNT=FIRST ROW
CALL ROWUP SUBROUTINE
RETURN
                                                                                   LHLD
                                                                                                          RCTAD
0139
              2AD387
                                                             ESCA:
013C
013D
013F
              7D
FEOO
                                                                                                          A,L
                                                   100
                                                                                    CPI
              CA4601
                                                                                                          ALPHA
0142
0145
0146
              CD0803
                                                    193
                                                                                                          ROWUP
                                                                                   RET
                                                                                                          A,H
OOH
                                                             ALPHA:
                                                                                    CPI
0147
              FEOO
0149
014C
014F
              CA5001
            CA5001
CD0803
C9
218007
22D387
3E18
32D587
CD3C03
                                                                                    CALL
                                                                                                          ROWUP
                                                    199
                                                                                                                                                        RETURN
LOAD H&L WITH ROWCOUNT=LAST ROW VALUE (1920D)
STORE 0780H IN ROWCOUNT BUFFER
LOAD A WITH CURSOR Y POS-LAST ROW VALUE (240)
STORE 18H IN CURSOR Y POS BUFFER
CALL LOAD CURSOR POSITION SUBROUTINE
014F C9
0150 216
0153 221
0156 3E
0158 321
015B CD
015E C9
                                                                                                         H.0780H
RCTAD
A.18H
CURSY
                                                                                    LXI
SHLD
MVI
                                                   200
201
202
203
204
205
206
                                                             BETA:
                                                                                    STA
                                                                                    RET
                                                   207
                                                                                      CURSOR DOWN ROUTINE
                                                                                                                                                        ; LOAD ROWCOUNT IN H&L
; MOVE LOW BYTE OF ROWCOUNT TO A
; COMPARE BYTE WITH 80H
; IF BYTE-80H, CONTINUE COMPARRISON
; CALL ROWDOWN SUBROUTINE
015F 2AD387
0162 7D
0163 FE80
                                                                                    LHLD
                                                             ESCB:
                                                                                                           RCTAD
                                                  209
210
211
212
213
214
215
216
217
015F 2AD3
0162 7D
0163 FE80
0165 CA6C
0168 CD1A
016B C9
016C 7C
016D FC07
                                                                                                          A,L
80H
                                                                                    CPI
              CA6CO1
                                                                                                          GAMMA
             CD1A03
C9
7C
                                                                                    CALL
                                                                                                          ROWDN
                                                                                     RET
                                                                                                                                                           RETHEN
                                                                                                                                                         MOVE UP BYTE OF ROWCOUNT TO A COMPARE BYTE WITH 07H IF BYTE=07H, ROWCOUNT=LAST ROW
                                                             GAMMA:
                                                                                    MOV
                                                                                     CPI
             CA7601
016F
                                                                                     JZ
                                                                                                          DELTA
                                                  217
218
219
220 DELTA:
221
222
223
224
225
226 ESCC:
227
228
0172 CD1A03
0175 C9
0176 CD3C03
0179 CD0B04
017C C9
                                                                                                                                                        CALL ROWDOWN SUBROUTINE
                                                                                    CALL
                                                                                                          ROWDN
                                                                                                                                                        RETURN
CALL LOAD CURSOR POSITION SUBROUTINE
CALL SCROLL SUBROUTINE
RETURN
                                                                                                          WP75
                                                                                    CALL
                                                                                    CALL
                                                                                                          SCROL
                                                                                    RET
                                                                                     CURSOR RIGHT ROUTINE
                                                                                                                                                       ;LOAD COLUMN COUNT IN A
;COMPARE BYTE WITH 4FH
;IF BYTE-4FH, COLUMN COUNT =LAST
;CHARACTER POS IN ROW
;CALL COLUMN RIGHT SUBROUTINE
RETURN
017D 3AD287
0180 FE4F
0182 CA8901
                                                                                     LDA
                                                                                                           CCTAD
                                                                                    CPI
             CD3403
C9
2AD387
7D
FE80
0185
0188
0189
0180
                                                  01234567890123456789
01234567890123456789
                                                                                     CALL
                                                                                                          COLRT
                                                                                    RET
LHLD
MOV
                                                                                                                                                       RETURN
LOAD ROWCOUNT IN H&L
MOVE LOW BYTE OF ROWCOUNT TO A
COMPARE BYTE WITH 80H
IF BYTE-80H, CONTINUE COMPARRISON
MOVE UP BYTE OF ROWCOUNT TO A
COMPARE BYTE WITH 07H
IF BYTE-07H, ROWCOUNT=LAST ROW
JUMP TO CCTOB
ZERO A
ZERO COLUMN COUNT
                                                                                                           RCTAD
                                                             ZETA:
                                                                                                          A,L
80H
018D
018F
                                                                                    CPI
             C29B01
7C
FE07
                                                                                                         CCTOA
A,H
O7H
CCTOA
                                                                                     IN 7
018F C29B01
0192 7C
0193 FE07
0195 C29B01
0198 C3A401
019B 3E00
019D 32D287
                                                                                    MOV
                                                                                    CPI
                                                                                     JNZ
                                                                                                          CCTOB
A,OOH
CCTAD
                                                                                     IMP.
                                                             CCTOA:
                                                                                    I.VM
                                                                                                                                                        ZERO COLUMN COUNT
01A0
01A3
01A4
             CD1A03
                                                                                                                                                         CALL ROWDOWN SUBROUTINE
                                                                                    CALL
                                                                                                          ROWDN
                                                                                   RET
                                                                                                                                                        RETURN
             3E00
32D287
CD3C03
CD0B04
                                                                                                                                                        ZERO A
ZERO COLUMN COUNT BUFFER
CALL LOAD CURSOR POSITION SUBROUTINE
CALL SCROLL SUBROUTINE
RETURN
                                                                                                          A,OOH
CCTAD
                                                             CCTOB:
01A6
                                                                                   STA
01A9
01AC
01AF
                                                                                                          WP75
SCROL
                                                                                    CALL
                                                                                    RET
                                                  250
251
252
253
254
                                                                                      CURSOR LEFT ROUTINE
                                                                                                                                                       ; LOAD COLUMN COUNT IN A
; COMPARE BYTE WITH OOH
; IF BYTE=0, COLUMN COUNT =FIRST CHAR POS IN ROW
; CALL COLUMN LEFT SUBROUTINE
; RETURN
LOAD POLICE TO THE STREET CHAR POS IN ROW
01B0
01B3
01B5
01B8
01BB
             3AD287
FE00
CABC01
                                                             ESCD:
                                                                                   CPI
                                                                                                          OOH
             CD2C03
                                                  2556
257
258
259
260
261
262
                                                                                                          COLLT
                                                                                    RET
                                                                                                                                                       RETURN
LOAD ROWCOUNT IN H&L
LOAD LOW BYTE OF ROWCOUNT IN A
COMPARE BYTE WITH OOH
IF BYTE-O, CONTINUE COMPARRISON
LOAD UP BYTE OF ROWCOUNT IN A
COMPARE BYTE WITH ZERO
IF BYTE-O, HOME POS CONDITION EXISTS
01BC
             2AD387
                                                             NXTA:
                                                                                                          RCTAD
                                                                                    L.HL.D
01BF
                                                                                    MOV
                                                                                                          A,L
OÓH
0100
             FE00
C2CE01
                                                                                   JNZ
                                                                                                          CCTMA
01C5
01C6
              7C
                                                                                                          A,H
OOH
              FEOO
0108
             C2CE01
                                                  263
                                                                                    JNZ
                                                                                                          CCTMA
```

```
JUMP TO CCTMB
LOAD A WITH 4FH
SET COLUMN COUNT=4FH=79D
CALL ROWUP SUBROUTINE
                                     264
265
266
267
01CB C3D701
         3E4F
32D287
CD0803
                                                                                A,4FH
CCTAD
01CE
                                              CCTMA:
                                                               MVI
                                                               STA
01D0 32D280
01D6 C9
01D7 218007
01DA 22D387
01DD 3E4F
01DF 32D287
                                                                                ROWUP
                                     268
269
270
271
272
                                                                RET
                                                                                                                    RETURN
                                                                               H,0780H
RCTAD
A,4FH
CCTAD
                                                                                                                   LOAD H&L WITH ROWCOUNT=70
SET ROWCOUNT = 1920D
LOAD A WITH 4FH
SET COLUMN COUNT=4FH=79D
                                                               LXI
                                              CCTMB:
                                                                                                                                      WITH ROWCOUNT=780H=1920D
                                                               MVT
                                                               STA
01E2 3E18
01E4 32D587
01E7 CD3C03
                                                                                A,18H
CURSY
                                     ;LOAD A WITH 18H
;SET CURSOR Y POINTER=18H=24D
;CALL LOAD CURSOR POSITION SUBROUTINE
                                                               MVI
                                                               STA
                                                               RET
                                                                HOME ROUTINE
                                                                                                                 ZERO H&L
SET ROWCOUNT=0
ZERO A
SET COLUMN COUNT=0
SET CURSOR Y POINTER=0
CALL LOAD CURSOR POSITION SUBROUTINE
RETURN
          210000
22D387
3E00
32D287
32D587
CD3C03
01EB
01EE
                                                                ĽXI
                                                                                H,0000H
RCTAD
                                              ESCH:
01F1
01F3
01F6
01F9
01FC
                                                                                A,OOH
CCTAD
CURSY
                                                               MVI
                                                                STA
                                                                CALL
          C9
                                                               RET
                                                                 ERASE LINE ROUTINE
                                                                                                                  ; LOAD TOP IN H&L
;STORE TOP IN D&E
;LOAD ROWCOUNT IN H&L
;ADD TOP+ROWCOUNT, RE
;STORE RESULT IN MEM
01FD 2AD687
                                              ESCK:
                                                                LHLD
                                                                                TOPAD
0200 EB
0201 2AD387
                                                                L,HLD
                                                                                RCTAD
                                                                                                                                                         RESULT IN H&L
0204
          19
                                                               DAD
0205 22DE87
                                                               SHLD
                                                                                LOCXX
                                                                                                                 LOAD 87H IN A
COMPARE H WITH 87H
IF NO CARRY, CONTINUE
IF CARRY, CALL COMPENSATION ROUTINE
JUMP TO BILBO
IF NOT EQUAL END COMPARRISON
LOAD CFH IN A
COMPARE L WITH CFH
IF NO CARRY, LOCXX LESS THAN OR EQ TO 87CFF
IF CARRY, CALL COMPENSATION ROUTINE
LOAD LOC OF FIRST CHAR IN ROW IN H&L
STORE LOCXX IN BUFFER
CALL FILL ROW WITH SP CHAR SUBROUTINE
RETURN
          3E87
BC
D21402
CD2A02
                                                                MVI
                                                                                A,87H
020A
020B
020E
                                                               CMP
                                                                                FRODO
                                                               CALL
0211
                                                                JMP
                                                                                BILBO
                                               FRODO:
                                                                JNZ
                                                                                BILBO
0217
          3ECF
BD
                                                               MVI
                                                                                A,OCFH
0214 D22002
021D CD2A02
0220 2ADE87
0223 22E287
0226 CD3204
                                                                                BILBO
                                                                JNC
                                                                                COMRX
                                               BILBO:
                                                               LHLD
                                                                                LOCXX
                                                               SHLD
                                                                                LOCBUF
                                                                                FILL
                                                               CALL
                                                               RET
                                                                 COMPENSATION SUBROUTINE COMRX
022A 2ADE87
022D 1130F8
0230 19
0231 22DE87
0234 C9
                                                                                                                  ;LOAD LOCXX IN H&L
;LOAD COMPENSATION VALUE IN D&E
;ADD D&E TO H&L
                                                               LHLD
                                               COMRX:
                                                                                LOCXX
                                      314
315
316
317
318
                                                               LXI
                                                                                D, OF830H
                                                               DAD
                                                                                LOCXX
                                                               SHLD
                                                                                                                   STORE RESULT IN LOCXX
                                                               RET
                                                                 CLEAR
                                                                             SCREEN ROUTINE
          3EF0
0619
115000
                                                                                A,0F0H
B,19H
D,50H
H,8000H
0235
0237
0239
023C
                                                               IVN
                                                                                                                  ;MOVE EOR CHAR TO A
;MOVE LOOP CTR START VALUE =19H=25D TO B
;MOVE 80D=50H TO D&E
                                               ESCE:
                                                               MVI
                                                                LXI
                                                                                                                   MOVE 8000H TO H&L
023F 77
0240 19
                                                               MOV
                                              LOADX:
                                                                                M,A
                                                                                                                  ; MOVE EOR CHARACTER TO MEM
; ADD 80D=50H TO ADDRESS IN H&L
                                       327
                                                               DAD
0241 05
0242 C23F02
                                                               DCR
                                                                                                                  DECREMENT B CONTINUE LOOPING IF B NOT ZERO
                                      LOADX
         210000
22D387
210080
22D687
218087
22E60
3E00
32D287
32D587
32D587
32D587
32D587
                                                               XI
SHLD
LXI
0245
                                                                               H,0000H
RCTAD
H,8000H
TOPAD
H,8780H
BOTAD
                                                                                                                  ; ZERO H&L
; ZERO ROWCOUNT
024B
                                                               SHLD
024E
0251
0254
0257
0259
                                                                                                                  ; ZERO A
; ZERO COLUMN COUNT
                                                               MVT
                                                                                A,OOH
CCTAD
                                                               STA
025C
                                                                STA
                                                                                CURSY
                                                                                                                  ZERO CURSOR Y POS
025F
0262
                                                               STA
CALL
RET
                                                                                XFLG
                                                                                                                  ; CALL LOAD CURSOR POSITION SUBROUTINE
                                                                                WP75
                                      342344
                                                                 ERASE TO END OF SCREEN ROUTINE
                                     345
345
347
349
349
                                                                LHLD
                                                                                                                  LOAD TOP IN H&L
STORE TOP IN D&E
LOAD ROW COUNT IN H&L
0266
         2AD687
EB
                                              ESCJ:
                                                                                TOPAD
          2AD387
                                                               L.HL.D
                                                                                                                  ADD TOP+ROWCOUNT, YIELDING LOC OF
FIRST CHAR IN PRESENT ROW
STORE LOCATION IN MEM
                                                               DAD
                                      350
351
352
026E 22E087
                                                               SHLD
                                                                                LOCPR
```

```
NONTION MOUTING
                                                                                                   JUMP TO FIN
IF NOT EQUAL END COMPARRISON
                                 357
358
359
360
361
                                                       JMP.
                                                                     FIN
         C38902
C28902
027A
                                                       JNZ
                                        VAR:
                                                                     FIN
0280 3ECF
0282 BD
                                                                     A, OCFH
                                                                                                   LOAD CFH IN A
COMPARE L WITH CFH
                                                       MVI
                                                                     FIN
                                                                                                   IF NO CARRY LOOPR LESS THAN OR EQ TO 87CFH CALL COMPENSATION ROUTINE
0283 D28902
                                                       JNC
                                                                     COMRY
0286 CDEE02
                                                       CALL
                                                                                                   LOAD TOP IN H&L
0289
028C
         2AD687
                                        FIN:
                                                       LHLD
                                                                     TOPAD
                                                                     A,L
OOH
                                                                                                   COMPARE BYTE TO OOH
IF NO COMPARRISON, JUMP TO TROLL
028D FE00
028F C2A102
                                                       CPI
                                                                     TROLL
                                                                                                  MOVE H TO A
COMPARE BYTE WITH 80H
IF NO COMPARRISON, JUMP TO TROLL
IF COMPARRISON, SET BOT=8780H
0292 7C
0292 7C
0293 FE80
0295 C2A102
0298 218087
029B 22E687
029E C3AB02
                                                                     A H
80H
                                                       MOV
                                                                     TROLL
H,8780H
BOTAD
                                                       JNZ
                                                       SHLD
                                                       JMP
                                                                     GNOME
                                                                                                   JUMP TO GNOME
                                                                     D,OFFBOH
TOPAD
                                                                                                   LOAD -80D=OFFBOH IN D&E
LOAD TOP IN H&L
02A1 11B0FF
02A4 2AD687
                                        TROLL:
                                                       LXI
                                                       LHLD
                                                                                                   ADD -80D TO TOP
02A7
         19
22E687
                                                       DAD
                                                       SHLD
                                                                      BOTAD
02A8
                                                       MVI
02AB 3EF0
                                       GNOME:
                                                                     A,OFOH
                                                                                                   ; LOAD A WITH EOR CHAR (LOOP START)
                                 382
                                                       LHLD
                                                                     LOCPR
                                                                                                   ; LOAD LOCPR IN H&L
02AD 2AE087
                                 383
                                                       MOV
02B0 77
                                                                     M, A
                                                                                                  ; MOVE EOR CHAR TO MEM
                                                                                                  ;MOVE L TO A
;COMPARE YTE WITH 80H
;IF NO COMPARRISON,JMP TO WIZAR
                                                       VOM
                                                                     A,L
80H
                                                       CPI
         FE80
02B2
02B4
         C2D502
                                                                      WIZAR
                                                                                                  IF NO COMPARRISON, JMP TO WIZAR MOVE H TO A COMPARE BYTE WITH 87H IF NO COMPARRISON, JMP TO WIZAR IF COMPARRISON, PROCEED TO GZONK STORE PRESENT LOC IN D&E LOAD BOT IN H&L MOVE L TO A COMPARE & WITH A IF NO COMP, JUMP TO FUN MOVE H TO A COMPARE D WITH A IF NO COMP, JMP TO FUN IF COMPARE D WITH A IF NO COMP, JMP TO FUN IF COMPARRISON, RETURN RETURN
                                                       MOV
02B7
         7C
                                                                     A,H
87H
         FE87
02B8
                                 389
02BA C2D502
                                                       JNZ
                                                                     WIZAR
                                                       XCHG
02BD
                                        GZONK:
02BE 2AE687
                                                       LHLD
                                                                      BOTAD
                                 3333333334
02C1
02C2
02C3
02C6
                                                                     A,L
E
          7D
                                                       CMP
          C2CC02
                                                       JNZ
                                                                      FUN
                                                       MOV
                                                                     A,H
                                                       CMP
         C2CC02
                                                       JNZ
                                                                     FUN
        C9
210080
22E087
C3AB02
02CB
02CC
02CF
02D2
                                                       RET
LXI
SHLD
JMP
                                                                                                   RETURN
LOAD H&L WITH 8000H
SET LOCPR =8000H
                                 401
                                                                     H,8000H
LOCPR
GNOME
                                 402
                                        FUN:
                                 404
                                 405
                                                                                                  STORE LOCPR IN D&E
LOAD BOT IN H&L
MOVE L TO A
COMPARE E WITH A
IF NO COMP, JMP TO NUF
MOVE H TO A
COMPARE D WITH A
IF NO COMP, JMP TO NUF
IF COMPARE D WITH A
IF NO COMP, JMP TO NUF
IF COMPARRISON, RETURN
RETURN
                                                       XCHG
                                 406
                                        WIZAR:
02D6
         2AE687
                                 407
                                                       LHLD
                                                                     BOTAD
         7 D
                                 408
                                                                     A,L
E
02DA
                                                       CMP
         BB
02DB
         C2E402
                                                       JNZ
                                                                     NUF
                                                       MOV
02DE 7C
02DF BA
                                                                     A,H
D
                                 411
                                 412
02E0 C2E402
                                 413
                                                       JNZ
                                                                     NUF
02E3
02E4
         C9
215000
                                                       RET
                                                                                                    RETURN
                                                                                                   LOAD 80D=50H IN H&L
ADD 80D TO LOCPR (LOCPR IN D&E)
STORE LOCPR IN MEM
                                 416
                                        NUF:
                                                       LXI
                                                                     H,50H
         19
22E087
C3AB02
02E7
02E8
                                                       DAD
                                                                      LOCPR
                                 418
                                                       SHLD
                                 419
                                                       JMP
                                                                     GNOME
                                                                                                   JUMP TO GNOME
                                 420
                                                        COMPENSATION SUBROUTINE COMRY
                                 421
                                                                                                  ;LOAD LOCPR IN H&L ;LOAD COM VALUE IN D&E ;ADD COMPENSATION TO LOCPR ;STORE LOCPR IN MEM
02EE 2AE087
02F1 1130F8
                                                       LHLD
                                        COMRY:
                                                                      LOCPR
02F1
02F4
                                 424
                                                                     D,0F830H
                                                       LXI
         19
                                 425
02F5
02F8
         22E087
                                 426
                                                                     LOCPR
                                                       SHI.D
                                                       RET
                                                                                                   RETURN
                                                       ;LINE FEED ROUTINE
02F9 C35F01
                                       CTRLJ:
                                                       JMP ESCB
                                                        CARRIAGE RETURN ROUTINE
                                                       MVI
STA
CALL
         3E00
32D287
CD3C03
                                                                                                    ZERO A
                                        CTRLM:
                                                                     A,OOH
CCTAD
                                                                                                   SET COLUMN COUNT=0
CALL LOAD CURSOR POSITION SUBROUTINE
                                                                     WP75
                                 437
                                                       RET
                                 438
                                                        BACK SPACE ROUTINE
                                 440
0305 C3B001
                                                                      ESCD
                                 441 CTRLH:
```

```
ROWUP SUBROUTINE
                                                                 443
                                                                  11 11 11
                                                                                                                                                                                                     ;LOAD ROWCOUNT IN H&L

MOVE -80D=OFFBOH (2'S COMP) TO D&E

;ADD -80D TO ROWCOUNT

;STORE RESULT IN ROWCOUNT BUFFER
0308 2AD387
030B 11B0FF
030E 19
030F 22D387
                                                                                                             LHLD
                                                                                                                                           RCTAD
                                                                                ROWUP:
                                                                  445
                                                                                                                                           D,OFFBOH
                                                                  446
                                                                                                             LXI
                                                                                                              DAD
                                                                  448
                                                                                                                                           RCTAD
                                                                                                              SHLD
                                                                 449
 0312 21D587
0315 35
0316 CD3C03
                                                                                                                                                                                                     ; LOAD CURSOR Y POINTER ADDRESS IN H&L
; DECREMENT CURSOR Y POINTER
; CALL LOAD CURSOR POSITION SUBROUTINE
                                                                                                             LXI
DCR
CALL
                                                                                                                                           H, CURSY
                                                                 452
453
454
                                                                                                                                           WP75
 0319 C9
                                                                                                             RET
                                                                                                                                                                                                      RETURN
                                                                  455
                                                                                                                 ROWDOWN SUBROUTINE
                                                                                                                                                                                                     ;LOAD ROWCOUNT IN H&L
;MOVE +80D=50H TO D&E
                                                                  457
                                                                                ROWDN:
                                                                                                             LHLD
                                                                                                                                           RCTAD
 031A 2AD387
031A 2AD387
031D 115000
0320 19
0321 22D387
0324 21D587
0327 34
0328 CD3C03
032B C9
                                                                 458
                                                                                                             LXI
                                                                                                                                           D,50H
                                                                                                                                                                                                     ADD +80D TO ROWCOUNT
STORE RESULT IN ROWCOUNT
LOAD CURSOR Y POINTER ADDRESS IN H&L
INCREMENT CURSOR Y POINTER
CALL LOAD CURSOR POSITION SUPROUTINE
                                                                  459
                                                                                                             DAD
                                                                  460
                                                                                                                                           RCTAD
                                                                                                             SHLD
                                                                  461
                                                                                                                                          H, CURSY
                                                                                                             LXI
                                                                  462
                                                                                                              INR
                                                                   463
                                                                                                              CALL
                                                                                                                                           WP75
                                                                 465 467
                                                                                                                                                                                                       RETURN
                                                                                                             RET
                                                                                                                 COLUMN LEFT SUBROUTINE
 032C 21D287
032F 35
0330 CD3C03
                                                                                                             LXI
DCR
                                                                                                                                                                                                     ; LOAD COLUMN COUNT ADDRESS IN H&L
; DECREMENT COLUMN COUNT
; CALL LOAD CURSOR POSITION SUBROUTINE
                                                                                COLLT:
                                                                   468
                                                                                                                                           H,CCTAD
                                                                   469
                                                                   470
                                                                                                              CALL
                                                                                                              RET
                                                                   11
                                                                 472
                                                                                                                 COLUMN RIGHT SUBROUTINE
 0334 21D287
0337 34
0338 CD3C03
033B C9
                                                                 475
476
                                                                                                             ĽXI
INR
                                                                                                                                                                                                     ;LOAD COLUMN COUNT ADDRESS IN H&L
;INCREMENT COLUMN COUNT
;CALL LOAD CURSOR POSITION SUBROUTINE
                                                                                COLRT:
                                                                                                                                           H, CCTAD
                                                                 477
                                                                                                                                           WP75
                                                                                                             CALL
                                                                                                              RET
                                                                 479
                                                                                                                LOAD CURSOR POSITION SUBROUTINE
                                                                   481
 033E
033E
0343
0345
034A
                  3E80
D35F
3AD287
D35E
3AD587
D35E
C9
                                                                                                                                                                                                     ; LOAD A WITH 80H, LOAD CURSOR POSITION COMMAND
                                                                   482
                                                                               WP75:
                                                                                                                                           A.80H
                                                                                                                                           CRCOM
                                                                                                             OUT
                                                                   484
                                                                                                                                                                                                     ; LOAD A WITH CURSOR X POSITION
                                                                                                               LDA
                                                                 485
486
487
                                                                                                             OUT
                                                                                                                                           CRDAT
                                                                                                                                                                                                     ; LOAD A WITH CURSOR Y POSITION
                                                                                                             LDA
                                                                                                                                           CRDAT
                                                                   488
                                                                                                                                                                                                     : RETURN
                                                                  489
                                                                                                                DISPLAY CHARACTER HANDLING SUBROUTINE
                                                                                                                                                                                                    ; LOAD COLUMN COUNT IN H&L
; COMPARE BYTE WITH 4FH=79D
; IF BYTE=4FH, COLUMN COUNT=LAST CHAR-
ACTER IN ROW
; CALL DIS1 SUBROUTINE
; CALL DISA SUBROUTINE
RETURN
; LOAD ROWCOUNT IN H&I
 034B 3AD287
034E FE4F
                                                                 493
                                                                                                             LDA
CPI
JZ
                                                                                                                                           CCT AD
                                                                                DISPL:
                                                                 495
                 CA5A03
                                                                                                                                           CTA
0353 CD7E03
0356 CDBB03
0359 C9
035A 2AD387
035D 7D
035E FE80
                                                                                                             CALL
                                                                                                                                           DTS1
                                                                  498
                                                                                                                                           DISA
                                                                                                             RET
                                                                                                                                                                                                      TRITURN
LOAD ROWCOUNT IN H&L
LOAD LOW BYTE OF ROWCOUNT IN H$L
COMPARE BYTE WITH 80H
IF BYTE=80H, CONTINUE COMPARRISON
CALL DIST SUBROUTINE
CALL DISB SUBROUTINE
                                                                 7500 CTA:
7500 CTA:
7500 CTA:
7500 CTB:
7500 C
                                                                                                                                           RCTAD
                                                                                                              LHLD
                                                                                                              MOV
                                                                                                                                           A,L
80H
                                                                                                             CPI
0360 CA6A03
0363 CD7E03
0366 CDC303
0369 C9
036A 7C
                                                                                                                                           CTB
                                                                                                              CALL
                                                                                                                                           DISB
                                                                                                              RET
                                                                                                                                                                                                        RETURN
                                                                                                                                                                                                      RETURN
MOVE UP BYTE OF ROWCOUNT TO H&L
COMPARE BYTE WITH 07H
IF BYTE=07H, END OF DISPLAY COND EXISTS
CALL DIS1 SUBROUTINE
CALL DISB SUBROUTINE
RETURN
RETURN
                                                                                                              MOV
                                                                                                                                          O7H
CTC
DIS1
 036B FE07
036D CA7703
                                                                                                             CPI
JZ
0370
0373
0376
0377
037A
                  CD7E03
CDC303
C9
CD7E03
                                                                                                              CALL
                                                                                                              CALL
                                                                                                                                           DISB
                                                                                                               RET
                                                                                                                                                                                                      CALL DIS1 SUBROUTINE
                   CDDA03
                                                                                                              CALL
                                                                                                                                           DISC
                                                                                                              RET
                                                                                                                                                                                                      RETURN
                                                                                                                 SUBROUTINE DIS1
037E 2AD687
0381 EB
0382 2AD387
0385 19
0386 22DA87
0389 EB
038A 210000
038D 3AD287
0390 6F
0391 19
                                                                                                                                                                                                    ; LOAD TOP IN H&L
; STORE TOP IN D&E
; LOAD ROWCOUNT IN H&L
; ADD TOP+ROWCOUNT, RESULT IN H&L
; STORE LOCATION OF FIRST CHAR IN ROW
; STORE TOP+ROWCOUNT IN D&E
                                                                                                              LHLD
                                                                                DIS1:
                                                                                                                                           TOPAD
                                                                                                              XCHG
                                                                                                                                           RCTAD
                                                                                                              DAD
                                                                                                                                           LOCO 1
                                                                                                             SHLD
                                                                                                              XCHG
LXI
                                                                                                                                                                                                     STORE TOP-ROWCOUNT IN D&E
ZERO H&L
LOAD COLUMN COUNT IN A
MOVE COLUMN COUNT TO L
CALCULATE LOCATION=
TOP-ROWCOUNT+COLUMN COUNT, RESULT IN H&L
STORE LOCATION IN MEMORY
LOAD 87H IN A
                                                                                                                                           H,0000H
CCTAD
                                                                                                             LDA
                                                                                                                                           L,A
                                                                                                              DAD
 0392 22D887
0395 3E87
                                                                                                              SHLD
                                                                                                                                           LOCAD
A,87H
                                                                                                             IVM
```

```
COMPARE H WITH 87H

IF NO CARRY, CONTNUE COMPARRISON

IF CARRY, CALL COMPENSATION ROUTINE

JUMP TO XSTAD

IF NOT EQUAL, END COMPARRISON

LOAD OCFH IN A

COMPARE L WITH OCFH

IF NO CARRY, LOCATION LESS THAN

OR EQUAL TO 870FH

IF CARRY, CALL COMPENSATION ROUTINE

CALL END OF ROW CHAR TEST ROUTINE

LOAD USART CHAR ADD IN H&L

MOVE USART CHAR TO A

MASK OFF UPPER 2 BITS OF CHAR

LOAD LOCATION IN H&L

MOVE CHARACTER TO CHARACTER

;LOCATION IN DISPLAY MEMORY
                                              5334
5334
5535
5536
5537
            BC
D2A103
CDE603
0398
0398
039E
03A1
03A4
                                                                             JNC
CALL
                                                                                                  NXTCM
                                                                                                  COMRT
           C3AD03
C2AD03
3ECF
BD
                                                                                                  XSTAD
                                                        NXTCM:
                                                                              JNZ
                                                                                                  XSTAD
                                                                             MVT
                                                                                                  A, OCFH
                                              538
                                              539
                                                                                                  XSTAD
03A7 D2AD03
                                                                              JNC
03AA CDE603
03AD CDFB03
                                                                                                  COMRT
                                                                             CALL
                                                                             CALL
                                                                                                  EORT
                                              542
                                                        XSTAD:
03AD CDFB03
03B0 21E587
03B3 7E
03B4 E63F
03B6 2AD887
03B9 77
                                                                                                 H, USCHR
A, M
3FH
LOCAD
                                              543
544
545
                                                                              MOV
                                                                              ANI
                                               546
                                                                              L.HL.D
                                                                             VOM
                                                                                                  M, A
                                                                                                                                             LOCATION IN DISPLAY MEMORY
03BA C9
                                                                              RET
                                                                                                                                             RETURN
                                                                                SUBROUTINE DISA
03BB 21D287
03BE 34
03BF CD3C03
                                                                                                                                            ; LOAD COLUMN COUNT ADD IN H&L
; INCREMENT COLUMN COUNT
; CALL LOAD CURSOR POSITION SUBROUTINE
                                                                               XI
                                                                                                  H, CCTAD
                                                         DISA:
                                                                              INR
                                                                                                  WP75
                                                                              CALL
                                                                              RET
                                                                               SUBROUTINE DISB
                                                                                                                                           ZERO A
ZERO COLUMN COUNT
LOAD ROWCOUNT IN H&L
LOAD 80D=50H IN D&E
ADD +80 TO ROWCOUNT
STORE ROWCOUNT IN MEMORY
LOAD CURSOR Y POSITION ADDRESS IN H&L
INCREMENT CURSOR Y POSITION
CALL LOAD CURSOR POSITION SUBROUTINE
RETURN
                                                                                                  A,OOH
CCTAD
RCTAD
                                                         DISB:
                                               561
562
563
              32D287
2AD387
115000
                                                                              LXI
                                                                                                   D,50H
03CE
03CF
03D2
03D5
03D6
03D9
                                                                               DAD
             22D387
21D587
34
CD3C03
C9
                                               565
                                                                                                   RCTAD
                                                                              SHLD
                                                                                                  H.CURSY
                                                                              INR
                                               568
569
570
                                                                                                  WP75
                                                                              CALL
                                                                                SUBROUTINE DISC
                                              572
573
574
575
576
576
578
03DA
03DC
03DF
03E2
03E5
            3E00
32D287
CD3C03
CD0B04
                                                         DISC:
                                                                               MVI
                                                                                                  A,OOH
CCTAD
                                                                                                                                            ; ZERO A
; ZERO COLUMN COUNT
                                                                              STA
                                                                              CALL
                                                                                                   WP75
                                                                                                                                            CALL LOAD CURSOR POSITION SUBROUTINE
                                                                              CALL
                                                                                                  SCROL
                                                                                                                                            ; RETURN
                                                                              RET
                                                                               ADDRESS COMPENSATION SUBROUTINE
                                                                             LHLD
LXI
DAD
                                              581
583
584
                                                                                                                                            ;LOAD CHARACTER LOCATION
LOAD COMPENSATION VALUE IN D&E
;AIT COMPENSATION TO LOCATION
;STORE MODIFIED LOCATION IN MEMORY
03E6 2AD887
03E9 1130F8
03EC 19
                                                         COMRT:
                                                                                                  LOCAD
                                                                                                  D,0F830H
03ED 22D887
                                                                                                  LOCAD
                                                                             SHLD
                                              585
586
587
588
                                                                                                                                            ;LOAD LOCATION OF FIRST CHAR
;IN ROW IN H&L
;LOAD COMPENSATION VALUE IN H&L
03F0 2ADA87
                                                                               LHLD
                                                                                                   LOCO 1
             1130F8
                                                                             LXI
                                                                                                  D,0F830H
                                                                                                                                             ADD COMPENSATION TO LOCO1
STORE MODIFIED LOCO1 IN MEMORY
03F6 19
03F7 22DA87
03FA C9
                                                                              DAD
                                                                                                   LOCO 1
                                                                              SHLD
                                                                                                                                             RETURN
                                                                              RET
                                              5555555555560
                                                                               END OF ROW TEST ROUTINE
                                                                                                                                            ;LOAD LOCATION OF FIRST CHAR; IN ROW IN H&L; MOVE FIRST CHAR IN ROW TO A REG
03FB 2ADA87
                                                         EORT:
                                                                              LHLD
                                                                                                  LOCO 1
                                                                                                  А,М
ОГОН
                                                                                                                                            COMPARE CHAR WITH OFO (END OF ROW CHAR)
IF NO COMPARRISON, EXIT
STORE FIRST CHAR IN ROW ADD IN LOCBUF
CALL FILL ROW WITH SPACE CODES SUBROUTINE
RETURN
03FF FEF0
0401 C20A04
0404 22E287
                                                                             JN Z
SHLD
                                                                                                  XIT
LOCBUF
            CD3204
                                                                              CALL
                                                                                                  FILL
                                                         XIT:
                                                                              RET
                                              603
                                                                               SCROLL SUBROUTINE
                                                                                                                                           LOAD TOP IN H&L
STORE FIRST CHAR IN ROW ADD IN LOCBUF
CALL FILL ROW WITH SPACE CODES SUBROUTINE
MOVE TOP TO H&L
MOVE LOWER BYTE OF TOP TO A
COMPARE TOP WITH MAX VALUE
IF NO COMPARRISON EXISTS, CONTINUE SCROL
MOVE UPPER BYTE OF TOP TO A
COMPARE TOP WITH MAX VALUE
IF NO COMPARRISON EXISTS, CONTINUE SCROL
IF COMPARRISON, TOP-MAX VALUE-8780H
IF COMPARRISON, TOP-MAX VALUE-8780H
IF COMPARRISON, MODIFY TOP TO TOP-8000H
STORE MODIFIED TOPAD IN MEMORY
RETURN
                                              606
607
608
                                                                             LHLD
040B 2AD687
040E 22E287
                                                                                                  TOPAD
                                                         SCROL:
                                                                              CALL
                                                                                                   FILL
0414
0417
0418
            2AD687
                                                                             LHLD
                                                                                                  TOPAD
                                              610 611 613 614 615
            7D
FE80
                                                                                                  A.L
80H
                                                                              CPI
041A C22A04
041D 7C
041E FE87
0420 C22A04
                                                                                                  DUCK
                                                                             MOV
                                                                                                  A, H
87H
                                                                              JNZ
0423 210080
0426 22D687
0429 C9
042A 115000
                                                                                                  H,8000H
TOPAD
                                                                              LXI
                                                                              SHLD
                                                                             RET
                                                                                                                                            RETURN
MOVE 80D=50H TO D&E
                                              620 DUCK:
                                                                                                  D,50H
```

```
042D 19
042E 22D687
0431 C9
                                            621
622
623
                                                                         DAD
                                                                                                                                    ADD 80D=50H TO TOP
STORE MODIFIED TOPAD IN MEMORY
                                                                                             TOPAD
                                                                         SHLD
                                                                         RET
                                                                          FILL SUBROUTINE
                                                                                                                                   LOAD LOCATION OF FIRST CHAR IN ROW OR FIRST CHAR IN TOP ROW IN H&L LOAD 80D=50H IN D&E CALCULATE LOCATION OF LAST CHAR IN ROW STORE LOCATION OF LAST CHAR IN ROW IN MEMORY LOAD SPACE CHARACTERS IN B&C ZERO H&L ADD SP TO H&L, TRANSFERRING SP TO H&L STORE STACK POINTER IN D&E LOAD LOCATION OF LAST CHAR IN ROW IN H&L LOAD LAST CHAR LOCATION IN SP
                                                                         LHLD
                                                                                             LOCBUF
0432 2AE287
                                                     FILL:
0435 115000
0438 19
0438 22DC87
043C 012020
043F 210000
0442 39
0443 EB
0444 2ADC87
0447 F9
                                                                         LXI
                                                                                             D,50H
                                                                         DAD
                                                                                             LOC80
                                                                         SHLD
                                                                                            B,2020H
H,0000H
                                                                         LXI
                                            663356
663378
663378
6636
6636
6640
                                                                          DAD
                                                                          XCHG
                                                                                             LOC80
                                                                          LHLD
                                                                         SPHL
                                                                          PUSH
                                                                                                                                     EXECUTE THE LIST OF PUSH B COMMANDS TO FILL THE LINE WITH BLANK CHARACTERS
0448
            0449
044A
                                                                         PUSH B
PUSH B
PUSH B
                                            641
642
643
044B
044C
                                                                          PUSH
                                                                                      B
044D
                                                                                     BBB
044E
                                             645
                                                                          PUSH
                                            64478
6448
655555555555555557
044F
                                                                          PUSH
0451
0451
0451
0453
0455
0456
0456
0459
                                                                          PUSH
                                                                          PUSH
                                                                                     BBBBBBBBBB
                                                                          PUSH
PUSH
PUSH
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
PUSH
045A
                                                                          PUSH
045B
045C
045D
                                                                                     BBB
                                            658
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
155F0123456789ABCDEF
                                            PUSH
                                                                                     B
                                                                          PUSH
                                                                          PUSH
                                                                                     BBBB
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
PUSH
                                                                                     ВВ
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
                                                                          PUSH
PUSH
                                                                          PUSH
                                                                          PUSH
                                                                                                                                     STACK POINTER TRANSFERRED TO H&L RESTORE STACK
0470
0471
0472
                                                                         SPHL
RET
                                                                                                                                     ; RETURN
                                                                           8275 INTERRUPT SERVICE SUBROUTINE
                                                                           8257 REINITIALIZATION
0473 3E00
0475 D348
                                                      RT75:
                                                                          ΜVΙ
                                                                                                                                     MOVE MODE CLEAR COMMAND TO A OUTPUT MODE CLEAR COMMAND TO 8257
                                                                                             A.MDC57
                                                                          OUT
                                                                                             PMD57
0477
047A
047B
                                                                                                                                    ;LOAD TOP IN H&L
;LOAD CH 2 START ADD, LOW BYTE, IN A
;OUTPUT CH 2 START ADD TO 8257
;LOAD CH 2 START ADD, UP BYTE, IN A
;OUTPUT CH 2 START ADD TO 8257
            2AD687
                                                                          LHLD
                                                                                             TOPAD
                                                                          MOV
                                                                                            A,L
PC2SA
A,H
PC2SA
047B D344
047D 7C
                                                                         OUT
047E D344
                                                                         OUT
                                                                                                                                   LOAD LOW BYTE OF TOP IN A
COMPLEMENT A
LOAD COMPLEMENTED VALUE IN L
LOAD UP BYTE OF TOP IN A
COMPLEMENT A
LOAD COMPLEMENTED VALUE IN H
INCREMENT H&L, YIELDING 2'S COMPLEMENT
OF TOP IN A
LOAD 876FH IN D&E
ADD H&L TO D&E, YIELDING 876FH-TOP
LOAD D&E WITH 8000H
ADD 8000H TO 876FF-TOP
                                                                          MOV
0480
                                                                                             A,L
0481
0488
0488
0488
0488
            2FFCF72F7
                                                                          CMA
                                                                         MOV
                                                                                             L,AA,H
                                                                         CMA
                                                                                             H,A
0486
            23
                                                                         INX
0487 11CF87
                                                                         LXI
                                                                                             D,87CFH
048A 19
048B 110080
048E 19
                                            708
709
710
                                                                         LXI
                                                                                             D,8000H
```

```
MOVE LOW BYTE OF CH 2 TC TO A OUTPUT CH 2 TC TO 8257
048F 7D
0490 D345
                                                                                        A,L
PCZTC
                                          712
                                                                      OUT
                                                                                                                              MOVE UP BYTE OF CH 2 TC TO A
0492 7C
0493 D345
                                             13
                                                                                         A H
PC2TC
                                                                                                                              ; LOAD 8000HIN H&L
; MOVE LOW BYTE OF CH 3 START ADD TO A
; OUTPUT CH 3 START ADD TO 8257
; MOVE UP BYTE OF CH 3 START ADD TO A
; OUTPUT CH 3 START ADD TO 8257
0495 210080
0498 7D
0499 D346
049B 7C
                                                                                         н.8000н
                                                                                        A,L
PC3SA
A,H
PC3SA
                                                                      MOV
                                             18
                                                                      OUT
                                           719
                                                                      MOV
 049C D346
                                                                      OUT
                                                                                                                             ; LOAD CH 3 TC VALUE IN H&L
MOVE L TO A
OUTPUT CH 3 TC TO 8257
MOVE H TO A
OUTPUT CH 3 TC TO 8257
LOAD A WITH MODE SET VALUE
049E 21CF87
04A1 7D
                                           722
723
724
725
                                                                       LXI
                                                                                        H.87CFH
                                                                                        A,L
PC3TC
A,H
PC3TC
A,MDS57
                                                                      MOV
OUT
MOV
04A2 D347
04A4 7C
04A5 D347
04A7 3E84
                                                                      MVI
04A9 D348
                                           728
729
730
                                                                      OUT
                                                                                         PMD57
                                                                                                                              OUTPUT MODE SET TO 8257
                                          7331273345
733345
733773380
                                                                       KEYBOARD POLLING ROUTINE
                                                                                                                              :INPUT FIFO STATUS
;MASK STATUS, SAVE BITS 0-2
;TEST FOR CHARACTER PRESENT
;CALL CHARACTER TRANSMIT ROUTINE
 04AB DB6F
                                                   KPOLL:
                                                                       ŤN
                                                                                         KCOM
04AD E607
04AF CAB504
04B2 CDB604
                                                                                        O7H
ZIP
                                                                       ANI
                                                                      JZ
CALL
RET
                                                                                         XMIT
                                                    ZIP:
                                             39
                                                                        CHARACTER TRANSMIT SUBROUTINE
                                                                                                                             INPUT FIFO CHARACTER
INVERT TOP 2 BITS
LOAD BASE ADD OF TABLE 3 IN H&L
ZERO D&E
LOAD E WITH CHARACTER FROM FIFO
CALCULATE ADD IN LOOKUP TABLE
CONTAINING ASCII CHARACTERS
CORRESPONDING TO KEY POSITION IN MATRIX
INPUT USART STATUS
MASK STATUS, SAVE TRANSMITTER READY BIT
TEST READY BIT
MOVE ASCII CHAR TO A
MASK BIT 7
OUTPUT CHAR FROM USART
RETURN
                                           740
 04B6 DB6E
                                                   XMIT:
 04B8 EECO
                                           742
                                                                       XRI
                                                                                         OCOH
04BA 21F804
04BD 110000
04C0 5F
04C1 19
                                                                                        H,BSET3
D,0000H
E,A
                                                                       LXI
                                                                      LXI
                                           711
                                             45
                                             46
                                                                      DAD
                                           748
                                                                                        CNCTL
01H
USZ
A,M
7FH
 04C2 DBFB
                                                   USZ:
04C2 DBFB
04C4 E601
04C6 CAC204
04C9 7E
04CA E67F
04CC D3FA
04CE C9
                                             ша
                                                                      ANT
                                                                      JZ
MOV
ANI
OUT
                                                                                         CNOUT
                                                                       DUMY ROUTINE DEFINITION
O4CF C9
                                                   DUMY:
                                           759
                                                                      RET
                                                                                                                              : RETURN
                                                                       TABLE DEFINITION AREA
 04D0 CF04
                                           768 BSET1:
                                                                                         DUMY
                                                                      DW
04D2 3901
04D4 5F01
                                                                                         ESCA
ESCB
                                                                      DW
                                                                       DW
04D6 7D01
04D8 B001
                                                                      DW
                                                                                         ESCC
                                                                      DW
                                                                                         ESCD
04D8 B001
04DA 3502
04DC CF04
04DE CF04
04E0 EB01
04E2 CF04
04E4 6602
                                                                       DW
                                                                      DW
                                                                                         DUMY
                                            775
                                                                      DW
                                                                                         DUMY
                                                                                         ESCH
DUMY
ESCJ
ESCK
DUMY
                                                                      DW
                                                                       DW
04E4
04E6
04E8
04EA
04EC
           FD01
CF04
CF04
CF04
                                                                      DW
DW
DW
                                                                                         DUMY
                                                                       DW
                                                                                         DUMY
                                                                                        DUMY
                                                                      DW
04F0 0503
04F2 F902
04F4 FC02
                                                                                        CTRLH
CTRLJ
CTRLM
                                                                      DW
                                                   BSET2:
                                                                       DW
                                                                      DW
04F8
04F9
04FA
           BSET3:
                                                                      DB
                                                                                                                              : DUMMY CHARACTER
                                                                                         30H
30H
30H
04FB
04FC
04FD
04FE
04FF
                                                                      DB
                                                                                         30H
30H
30H
                                                                      DB
                                                                      DB
                                                                      DB
                                                                      DB
```


00000000000000000000000000000000000000	000000000BACDOFEFA80603E20DFC9A0B3HB716A875941259238851476000000000000000000000000000000000000	0500 30 0501 30 0501 30 0501 30 0501 30 05050 30 05050 30 05050 30 05050 20 05050 20 0500 20 0500 20 0500 20 0500 20 0500 20 0500 20 0501 258 0511 258 0511 258	
866666669012345673901234 8888666677777777722002200333333334 8888888888888888888888888888	820123456789900000000000000000000000000000000000	800 801 8023 804 805 807 808 809 811 812 814 817 816 817 819	
DEBERER BEBERER BEBER	00000000000000000000000000000000000000		
HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH	######################################	30H 300H 300H 300H 300H 300H 10AH 20DH 20DH 20FH 20FH 20FH 20FH 20FH 20FH 20FH 20F	
< B010L9::P::50DK	CNBOIOL9::P:MDKGAEJHWEHHQRDYQMD57476	ESC LF CR SP DEL / Z X	
		81	

0522 117	955	DB 47H	HOS G 80	Maintal 24 (Anos)
0523 47 0524 41 0525 46 0526 48 0527 48	835 8337 8338 8339 841	DB 41H	; A ; F	
0525 46	837	DB 46H	F	
0526 4A 0527 48	839	DB 4AH DB 48H	J H	
0520 51	840	DB 57H	, W	
0529 45 052A 49	841	DB 45H DB 49H	E I T	
	842 843	DB 54H	T BO	
052C 51	844	DB 51H DB 52H	Q R	
052E 55	844 845 846	DB 55H	in a diameter	
052F 59	847 848	DB 59H DB 32H	; Y	
0531 33	849		HTQRUY238551476	
0532 38	850 851	DB 33H DB 38H DB 35H DB 31H	5	
0534 31	852	DB 31H DB 34H	1 4	
0535 34	854	DB 37H	7 6	
0537 36	855	DB 36H DB 30H	; 6	
0539 30	857	DB 30H		
053A 30	858	DB 30H DB 30H		
053C 30	860	DB 30H		
052BC 54 052BC 559 052DEE 559 0522EE 559 053312 333 053313 334 0533313 330 053331 330 05331 05331 330 05331 05331 05331 05331 05331 05331 05331 05331 05331 05331 05331 05331 05331 05331 05340 05340 05340 05340 05340 05340	861	DB 30H DB 30H		
053F 30	863	DB 30H		
0540 30 0541 30	865	DB 30H DB 30H		
0542 30 0543 30	866	DB 30H DB 30H		
0544 30	868	DB 30H		
0544 30 05443 30 05443 30 05445 30 05445 30 05447 30 05447 30 0548 30 0548 30 0548 30 0540 30	8499 1455 1555 1555 1555 1555 1555 1555 1	DB 30H DB 30H		
0547 30	871	DB 30H		
0548 30	872 873	DB 30H DB 30H DB 30H DB 30H DB 3CH DB 30H DB 30H		
054A 3C	874	DB 3CH	; <	
054B 30 054C 30	876	DB 30H DB 30H		
054D 30	877 8779 8879 8881 8882 8884 8884 8885 8887	DB 30H	H50 30 30	
054E 3E 054F 3F	879	DB 3EH DB 3FH	; ?	
0550 30	880	DB 30H DB 30H		
0552 5D	882	DB 5DH	10;]	
0553 30	883	DB 30H DB 30H		
0555 30	885	DB 30H		
0556 30 0557 30	886 887	DB 30H DB 30H		
05512 055534 055554 055556 055557 055557 055559 05559	887 888 889	DB 30H		
554 300 000 000 000 000 000 000 000 000 00	889	DB 3DH DB 3OH	; =	
055B 5C	890 891	DB 5CH	10:	
055C 29 055D 2A	999945 899997 8888888	DB 2AH)	
055E 30 055F 2B	894	DB 30H DB 2BH		
0560 30	896	DB 30H	; +	
0561 30 0562 5B	897	DB 30H DB 5BH	; [
0563 30	898 899 900	DB 30H	400	
0565 30	901	DB 30H DB 30H		
0566 30	901 902 903 904	DB 30H DB 30H		
0567 30 0568 30	904			
0569 30	905	DB 30H		
056B 30	907	DB 30H		
056C 30	908	DB 30H	10	
056E 30	910	DB 30H		
056F 30	911	DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H DB 22H DB 22H DB 25H DB 25H DB 27H DB 27H	# # # # # # # # # # # # # # # # # # # #	
0571 23	913	DB 23H	# (9 P !	
0572 28	914	DB 28H	; 9	
0574 21	916	DB 21H	# (
0575 24 0576 27	917 918	DB 24H DB 27H	; \$	
0577 26	919	DB 26H	; &	
0579 30	920	DB 30H		
0560 30 05661 35B 05664 330 05664 330 05665 330 05666 330 05666 330 0566B 330 0566B 330 0566B 330 0566B 330 0566B 330 0566B 330 056670 223 05772 225775 226 05775 330 05778 330 0577B 330 057PB 330	905 906 907 909 911 9112 9114 9116 917 919 9221 9221 9221 9221	DB 30H		
0569 30 056A 30 056B 30 056C 30 056C 30 056C 30 057C 22 0577 22 05772 28 05774 21 05775 24 05776 26 05778 30 0578 30 0578 30	924	DB 30H DB 30H		

925778 300 92278 300 923312 33456678 300 923312 3345678 33456678 3360 923512 3	DB 30H	SUB CAN CR SYN STX US STX US SI FFF DLE EOT BEL SOH ACF BS ETB ENQ HDC4 DC1 NAK EM	
05D0 30 1008 05D1 30 1009 05D1 1D 1010 05D3 30 1011 05D4 30 1012 05D5 30 1013	DB 30H	; GS	

05DB 1C 05DC 30 05DD 30 05DE 30 05DF 30	1019 1020 1021 1022 1023 1024	DB DB DB DB DB	1CH 30H 30H 30H 30H	HOE HOE HOE	FS
05E1 30 00 00 00 00 00 00 00 00 00 00 00 00	10256 10227 10229 10230 10330 10333356 10333356 1033390 10442 10445 10445 10449	DB DBB DBB DBB DBB DBB DBB DBB DBB DBB	30H 30H 30H 30H 30H 330H 330H 330H 330H	HOR	ESC
	1052	DATA S	EGMENT AREA		
87D2	1054	ÓRG	87D2H		
0001 0002 0002 0002 0002 0002 0002 0002	1050 1051 1052 1053 1054 1055 1056 CCTAD: 1057 RCTAD: 1058 CURSY: 1059 TOPAD: 1061 LOCO1: 1061 LOCO1: 1062 LOCSO: 1063 LOCXX: 1064 LOCPE: 1065 XFLG: 1066 XFLG: 1067 USCHR: 1069	DS DS DS DS DS DS DS DS DS DS DS DS	121222222112		

APPENDIX 1 ARTICLE REPRINTS



APPENDIX 1
ARTICL: REPRINTS



Slave microcomputer lightens main microprocessor load

by Don Phillips and Allen Goodman, Intel Corp., Santa Clara, Calif.


☐ Peripheral devices for microprocessors are growing in number and complexity to the point where they are taxing the processor's time and memory. Nor do simple interface adapters that contain no intelligence of their own lighten the burden of managing such peripheral equipment as floppy disks, cathode-ray-tube displays, and keyboards. What can save the day for the central processing unit is a new class of peripheral controllers: intelligent microcomputer-based universal peripheral interface chips.

In essence, what the UPI microcomputer does is act as a slave processor to the main-system CPU. With a built-in processor and memory, it greatly eases the handling of real-time tasks such as controlling printers, encoding keyboards, and multiplexing displays. In fact, entire control algorithms can be programmed locally in the slave processor, instead of taxing the limited memory

space and execution time of the main system. Moreover, the device substantially increases the overall efficiency of a system, since two processors—the central CPU and the slave UPI device—are working in parallel.

A peripheral controller


In operation, the UPI microcomputer acts as a peripheral controller rather than just an interface adapter. Its architecture, detailed in Fig. 1, is similar to the recently introduced 8048 one-chip microcomputer: it has an 8-bit CPU, 64 bytes of random-access memory, 1,024 bytes of read-only memory, a timer/counter, and 18 input/output lines. In fact, the device executes the same basic set of instructions as does the 8048, except for special tailoring of data-bus operations to better suit control applications. The difference is that the new peripheral-controlling microcomputer is designed to function as a



1. Smart interface. With an 8-bit CPU, 64 bytes of RAM, and 1,024 words of ROM or erasable PROM, the universal peripheral interface chip is an intelligent peripheral controller rather than a simple interface adapter. The architecture of the chip is similar to that of the 8048 microcomputer. It uses nearly the same instruction set, save for slight variations that improve data-bus operations.

Electronics/July 7, 1977

Reprinted from Electronics Magazine, July 7, 1977. Copyright 1977 McGraw Hill, Inc. All rights reserved.



2. Slaves. The microcomputer-based universal peripheral interface chips—the 8741 with erasable PROM and the 8041 with mask-programmed ROM—are connected as slave processors to a main processor (here an 8080 CPU) to take over its I/O chores.

slave processor to the main-system processor.

The chip is the first microcomputer made specifically for a multiprocessor environment in which a master processor sends information to one or more slave processors that in turn control peripheral devices. To accommodate a variety of master processor types, including the 8080, the enhanced 8085, and other 8-bit processors, the chip has bus interface registers that work directly with the central processor's data bus.

Two peripheral controllers are available: the 8741 and the 8041, identical except in one respect. The 8741 has an ultraviolet-erasable, electrically programmable ROM plus the special capability of running through a program a single step at a time. It is designed for low-volume applications requiring program development, as in prototype testing and custom interfacing. The 8041 has a conventional mask-programmable ROM and features a low-power standby mode. It is intended to replace the 8741 once a system design has been set. The 8741/8041 connections for a master-slave arrangement are shown in the block diagram of Fig. 2.

The master processor and the peripheral controller communicate through an asynchronous data-bus buffer register on the UPI. Data and commands are received from the master processor through the DBB, and status and data information are returned through it to the master. The controller sends status information to the

main processor from a 4-bit status register that uses four of the buffer register's eight lines.

The configuration of the DBB and status registers is shown in Fig. 3. The master processor controls data transfer to the UPI by four input lines: the address-input signal specifies whether a command or a data word is being sent; the chip-select line is an enable input that permits communication with the interface, and the read and write lines are used to stroke output and input data, respectively. The master processor uses these signals to direct the exchange of information through the DBB register, which serves as temporary storage for commands and data flowing between master and slave processors.

The four flags

The status register comprises four flags that direct the handshaking between the master and slave processors. The first is a general-purpose flag, which is set by programming in the 8041/8741 and used to prevent contention over the DBB register between master and slave processors. Another is the command/data flag that, when set, indicates that command information is being transferred. The input-buffer-full flag is set whenever the DBB register is loaded with a word from the main processor, and the output-buffer-full flag is set when the UPI loads its DBB register.

Protocol for the interface begins with the master processor writing an 8-bit character into the buffer register. This sets the IBF flag, signaling the peripheral controller with an internal interrupt. The UPI can then transfer the 8-bit data byte to its accumulator at any time under software control, which clears the IBF flag.

In transferring data in the other direction—from slave to master—the peripheral chip loads the DBB register while automatically setting the OBF flag. The master processor can then read the status register to determine that the OBF flag is set and can proceed to take in data from the buffer register, at the same time clearing the flag in preparation for the arrival of more data.

Transfer of data within the peripheral controller is asynchronous to external processor timing. The chip can thus effectively control peripheral devices while data transfers go on unhindered. Moreover, the DBB register isolates peripheral control tasks from the main processor. Task isolation is desirable in that it eases software development and debugging within a given system (by modularizing functions). In addition, it is certain to enhance data throughput, since two microprocessors are running concurrently.

Optimized for control


The CPU and instruction set of the 8041/8741 are designed to efficiently handle the single-bit operations required in most control applications, including 1/0 operations and data-bit manipulation. Two 8-bit-wide ports, compatible with transistor-transistor logic, are provided on the chip. (Sixteen additional lines may be had with the addition of an 8243 1/0 expander chip, which takes up half the lines of 1/0 port 2.) Two inputs to the peripheral controller are provided that may be tested with conditional branch instructions in UPI software. Any port line can be set or cleared individually under software control, and any line can function as either input or output, irrespective of remaining lines.

The timer/event-counter included on the peripheral controller can be preset, read, started, or stopped under software control. In the timing mode, an internal oscillator can be set by a crystal or an LC network. In the event-counter mode, the T₁ input may be used to count switch closures or tachometer pulses, directing program flow accordingly. If the counter has been preset, a flag is available that indicates overflow, and it can signal the master processor.


The 1,024 bytes of on-chip ROM are sufficient for most dedicated programming applications. Typically, keyboard encoding or printer control requires 500 to 700 8-bit bytes, and therefore ample program space is available for additional functions.

Of the 64 locations in the on-chip RAM, there are two 8-byte register banks, an eight-level program-counter stack, and 32 bytes of user RAM. The dual 8-byte register banks allow fast response to interrupts such as the IBF flag or time overflow. The stack also provides convenient handling of subroutine cells and storage of other data.


The thrust of the peripheral-controller chip is in its isolation of peripheral tasks from the main processor. Since its job is specifically for control, the main





3. Buffer to the bus. The data-bus buffer register (DBB) provides temporary storage for commands and data flowing between the UPI and a main-system processor. The status register puts four signals on the data bus that between them inform the main processor of the status of the DBB and also establish a handshaking protocol.



4. Printer control. Memory in the 8741/8041 allows the device to buffer as many as 40 characters to be printed. The main-system processor can transfer a block of data at this speed and then continue with other tasks while the UPI's bidirectional I/O ports monitor and control sequential character printing.







5. Using the UPI. Typical applications of the 8741/8041 include (a) a keyboard scanner in which an 8243 input/output expander is added to permit the encoding of as many as 128 keys, (b) a process-control subsystem implemented with an analog multiplexer and a digital-to-analog converter, and (c) a generalized distributed processing system that employs up to seven of the devices as slave processors, connecting them to a single 8048 microcomputer.

processor can therefore be left to down-load commands and transfer data, while the UPI works in real time.

One application might be the controlling of a printer peripheral to an 8080 system, as shown in Fig. 4. The entire real-time control portion of the task can be handled by the peripheral controller. With its built-in timer, it easily handles timing functions like character spacing, print position, and line feed. The UPI has ample 1/0 ports for a 40-column dot-matrix printer.

In this printer application, the DBB register allows for standardization of data transfer to and from the 8080-based main processing system. To do this, one typical format might be for the main processor to send a start command followed by a full line of 40 ASCII characters. The peripheral controller would then store the characters under program control in a portion of the RAM and begin execution of the printing as soon as the print head and line feed were in the proper position. In the meantime, the main processor returns to other tasks. The ROM in the 8041/8741 can be used to convert the ASCII code to dot-matrix or other formats.

In printer applications, standardization is the key feature offered by the slave peripheral controller. Without any changes in the 8080-based main processing system, the UPI can be programmed to handle any printer mechanisms—dot matrix, drum, spherical head, and so on. In this way, a designer can easily upgrade the peripherals in his system with a minimum of change in the master-processor software.

A keyboard application

Figure 5a illustrates an application in which the new chip plus an 8243 I/O expander provide a compact system for scanning and encoding as many as 128 keys from a terminal keyboard. N-key rollover and debounce are implemented by using the on-chip RAM to keep a copy of the key status after each scan. When a key closure is detected, the 8041 uses a ROM look-up table to generate the appropriate ASCII code for transfer to the master processor. As many as 16 characters can be stored and transferred in a block to the master processor.

The analog process-control subsystem illustrated in Fig. 5b can be implemented using an analog multiplexer and digital-to-analog converter along with the 8041. In this configuration, the peripheral controller can monitor and digitize eight analog inputs, perform linearization (using equations or ROM look-up tables), check for limits and zero offsets, and receive control information that could determine new limits.

Figure 5c illustrates a generalized distributed-processing system using as many as seven 8041s as slave processors connected to a single 8048 master processor. Port 2 of the 8048 provides seven chip-select lines to the peripheral controllers plus the command/data control function. This low-cost, low-speed multiprocessor configuration has many advantages over a single high-speed processor. The peripheral controllers are designed especially for control or interface applications, and each can be programmed to handle a single isolated task. This modular approach allows easy development and debugging of the system.

MICROCOMPUTER INTERFACING: CHARACTERISTICS OF THE 8253 PROGRAMMABLE INTERVAL TIMER

Marvin L. DeJong
School of the Ozarks

Jonathan A. Titus and Christopher Titus
Tychon, Inc

Peter R. Rony and David G. Larsen
Virginia Polytechnic Institute and State University

As a preliminary discussion, some characteristics of the Intel 8253 programmable interval timer are presented. This extremely versatile input/output chip has various potential uses such as a real-time clock, event counter, and period counter, in addition to replacing software-implemented timing loops. For example, interval timers have been used in a digital cardiotachometer, a datalogging timer that employed several phototransistors to measure velocities and accelerations, and a program to sample nonperiodic waveforms for subsequent display on an oscilloscope. **

The 8253 is a 24-pin integrated circuit that requires a single 5-V supply and contains three independent 16-bit interval timers, each of which can be operated in six different modes. An interval timer is a device for measuring the time interval between two actions, or a timer that switches electrical circuits on or off for the duration

^oDr DeJong of the Dept of Mathematics/Physics at the School of the Ozarks, Point Lookout, Mo has implemented the timers in these simple, but diverse, applications.




TABLE 1

Addressing the 8253 Programmable Interval Timer

	Control Inputs					Memory Address in
CS	RD	WR	A1.	Α0		Demonstration Program and Interface Circuit
0	1	0	0	0	Load counter #0	200 000
0	1	0	0	1.	Load counter #1	200 001
0	1	0	1	0	Load counter #2	200 002
0	1	0	1	1	Load control register	200 003
0	0	1	0	0	Read counter #0	200 000
0	0	1	0	1	Read counter #1	200 001
0	0	1	1	0	Read counter #2	200 002
0	0	1	1	1	No operation (3-state)	_
1	X	Х	X	X	Disable chip (3-state)	-
0	1	1	X	X	No operation (3-state)	BHDO:

Note: X = don't care (logic 0 or logic 1)


of the preset time interval. Fig 1 serves the dual purpose of giving the pin diagram of the 8253 chip, while showing how the chip can be interfaced with an 8080A/8085 based microcomputer system using memory-mapped input/output (I/O).

Four internal registers—three interval timers and a control register—that are decoded as memory locations 200 000 through 200 003 with the aid of the address bus signals A0, A1, and A15 (see Fig 1 and Table 1) are contained on the 8253 chip. In Table 1, the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ control inputs determine whether a specific register is being loaded

or read. It is not possible to read the contents of the control register.

Table 2 summarizes the coding for the 8-bit control register within the chip. Bits D7 and D6 determine the selection of the interval timer; bits D5 and D4 determine the nature of the read/write operation associated with the chosen timer; bits D3, D2, and D1, the mode of operation of the timer; and bit D0, whether the timer

counts down in binary or binary-coded decimal (BCD). Fig 2 provides a block diagram for a typical counter in the chip. The microcomputer loads the 16-bit down



COMPUTER DESIGN/FEBRUARY 1978

counter as two successive bytes, a HI and LO byte, via the bidirectional data bus, D0 through D7. If the gate line, GATE, is active, negative edge transitions at the CLK input decrement the counter. When the counter reaches zero, OUT becomes active, its actual behavior depending upon the mode programmed into the control register for the counter (see Table 2). The three 16-bit counters on the chip can each be programmed independently in any one of the six modes of operation. Counter inputs and outputs—CLK, GATE, and OUT—for the chosen counter are independent of the CLK, GATE, and OUT 1/0 of the remaining two counters on the chip.

In addition to the address, data, and control bus connections shown in Fig 1, the CLK0 and GATE0 inputs to counter 0 are respectively connected to the $\phi 2$ [transistor transistor logic (TTL)] microcomputer clock output (typically 2 MHz) and to bit 0 of accumulator output port 000. Any TTL level clock with a frequency of less than 2 MHz can be used as input to CLK0, and any suitably debounced switch or source of strobe pulses can be used to control the timer at GATE0. The output of the counter, OUT0, can be connected to an oscilloscope to permit observation of each of the six timer modes of operation.

Next month's discussion will focus on the behavior of a demonstration program for the 8253 programmable peripheral interface chips, which are further described in Refs 3 and 4. This program will illustrate the loading, latching, and reading of counter 0 as well as the various output modes.

TABLE 2
Coding for 8-Bit Control Register in 8253 Chip

Bits		Control	Funct	ion				
D7	D6							
0	0	Control	word	is	for	counter	#0	
0	1	Control	word	is	for	counter	#1	
1	0	Control	word	is	for	counter	#2	
1	1							

	D5	D4	
	0	0	Latch both bytes of chosen counter for read operation
	0	1	Load or read only most significant byte (MSB) of chosen counter
	1	0	Load or read only least significant byte (LSB) of chosen counter
	1	1	Load or read LSB first, then MSB of chosen counter
D3	D2	D1	
0	0	0	Mode 0: Output = 1 on zero counter
0	0	1	Mode 1: Retriggerable variable-width one- shot
X	1	0	Mode 2: Programmable rate generator
X	1	1	Mode 3: Programmable square wave generator
1	0	0	Mode 4: Delayed strobe (software trig- gered strobe)
1	0	1	Mode 5: Triggered strobe (hardware trig- gered strobe)
		D0	
		0	Count down in binary
		1	Count down in BCD

Note: X = don't care (logic 0 or logic 1)

References

- R. F. Graf, Modern Dictionary of Electronics, Howard W. Sams & Co, Indianapolis, Ind, 1972, p 298
- D. G. Larsen, P. R. Rony, and J. A. Titus, The Bugbook^R VI. 8080A Microcomputer Programming and Interfacing, E & L Instruments. Inc. Derby. Conn. 1977, p. 21-1
- E & L Instruments, Inc, Derby, Conn, 1977, p 21-1
 3. Intel Data Catalog 1977, Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051, pp 10-159 (Price, \$2.50)
- A. Osborne, An Introduction to Microcomputers, Vol II. Some Real Products, Osborne and Associates, Berkeley, Calif, 1976, pp 4-106

This article is based, with permission, on a column appearing in American Laboratory magazine.



common as send minescales bytes, a na and no byte, via the bidirectional data bus, Do nimenga DV. If the gare line, CATE, is a rayer experies often magazines at the CLX mans decorated the counter teacher teacher of the counter teacher appearance that are also as a sensite behavior depending about the area of a magazine and better the counters on the counter (see Table 21 The three 16-bit counters on the counter of the chief car, each be programmed independently in any one of the six reaches of a cartion. Counter topics and the counter to the chief car, call it, card of the chief to the chief to a call the chief to the chief to a call the chief to the chief to the chief to a call the chief to the chief to the chief to the chief to at the chief to the chief to the CATE, and OUT 1/o of the

In Relation in this uniders, data and control has conmore long as the way in Fig. 1, the CLEO and CATES lapute to
more long as managers were or encoded to the 42 transister.

The managers is but in 1 microcomputer clock output (Sypt.

2 miles and to bit O of accomputer clock output (Sypt.

Any rest least clock with a "requestive clock output one.

Any rest least clock with a "requestive of these than 2 MHz

can be used as expect by CLEO, and any smithly debounced

the clock of a state of the control of the counter. OUTO,

which is not contact to un rate to succept to permit observation

that has not contact to un rate to succept to permit observation.

A need to be a second of the control of the behavior of a consumation programming the consumation programming the consumation of the consumation of the control of the cont

E-BOSAY.

Coules to Edit Control Studies In Clin Chief


If 1944 to 0 cigati mule year as a serial

2000年1月

This seriels is based with represent on a column

ORDERING INFORMATION

Semiconductor components are identified as follows:



Examples:


P5101L	CMOS 256 \times 4 RAM,	low power selection, plastic package,	commercial temperature range.
--------	--------------------------	---------------------------------------	-------------------------------


C8080A2 8080A Microprocessor with 1.5
$$\mu s$$
 cycle time, hermetic package Type C, commercial temperature range.


Kits, boards and systems may be ordered using the part number designations in this catalog.

The latest Intel OEM price book should be consulted for availability of various options. These may be obtained from your local Intel representative or by writing directly to Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

^{*}On military temperature devices, B suffix indicates MIL-STD-883 Level B processing. Suffix C indicates MIL-STD-883 Level C processing. "S" number suffixes must be specified when entering any order for military temperature devices. All orders requesting source inspection will be rejected by Intel.








CERAMIC DUAL IN-LINE PACKAGE TYPE D








PIN 1

.625 —MAX. — (15.875)

.675 -- (17.145) -REF.








1.485 (37.719) 1.435 (36.449)

40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B



